- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄25547 > 97SD3240RPMK (MAXWELL TECHNOLOGIES) 32M X 40 SYNCHRONOUS DRAM, 6 ns, QFP132 PDF資料下載
參數(shù)資料
| 型號(hào)： | 97SD3240RPMK |
| 廠商： | MAXWELL TECHNOLOGIES |
| 元件分類： | DRAM |
| 英文描述： | 32M X 40 SYNCHRONOUS DRAM, 6 ns, QFP132 |
| 封裝： | STACK, QFP-132 |
| 文件頁(yè)數(shù)： | 21/39頁(yè) |
| 文件大?。?/td> | 760K |
| 代理商： | 97SD3240RPMK |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)
97SD3240
M
em
o
ry
28
All data sheets are subject to change without notice
2004 Maxwell Technologies
All rights reserved.
1.25Gb (8-Meg X 40-Bit X 4-Banks) SDRAM
03.26.04 Rev 1
Read with Auto Precharge to READ command interval
1. Different bank: When some banks are in the active state, the second read command ( another bank) is
executed. Even when the first read with auto-precharge is a burst read that is not yet finished, the data read
by the second command is valid. The interval auto-precharge of one bank starts at the next clock of the
second command.
Read with Auto Precharge to Read Command Interval (Different Bank)
2. Same Bank: The consecutive read command (the same bank) is illegal.
Write with Auto Precharge to Write command interval
1. Different bank: When some banks are in the active state, the second write command (another bank) is
executed. In the case of burst writes, the second write command has priority. The internal auto-precharge of
one bank starts at the next clock of the second command.
Write with Auto Precharge to Write Command Interval (Different bank)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 97SD3248RPME | 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132 |
| 97SD3248RPMH | 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132 |
| 97SD3248RPMI | 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132 |
| 97SD3248RPMK | 32M X 48 SYNCHRONOUS DRAM, 6 ns, QFP132 |
| 97U870AKIT | 97U SERIES, PLL BASED CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC40 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 97SD3240RPQE | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 97SD3240RPQH | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 97SD3240RPQI | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 97SD3240RPQK | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.25Gb SDRAM 8-Meg X 40-Bit X 4-Banks |
| 97SD3248 | 制造商:MAXWELL 制造商全稱:Maxwell Technologies 功能描述:1.5Gb SDRAM 8-Meg X 48-Bit X 4-Banks |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。