參數(shù)資料
型號(hào): 952601EGLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘產(chǎn)生/分配
英文描述: 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 0.300 INCH, 0.025 INCH, GREEN, MO-118, SSOP-56
文件頁(yè)數(shù): 11/27頁(yè)
文件大?。?/td> 321K
代理商: 952601EGLFT
19
Integrated
Circuit
Systems, Inc.
ICS952601
0701I—05/04/05
The following diagrams illustrate CPU clock timing during CPU_Stop# and PwrDwn# modes with CPU_PwrDwn and
CPU_Stop tristate control bits set to driven or tristate in byte 2 of the control register.
CPU_Stop = Driven, CPU_Pwrdwn = Driven
CPU_Stop#
1.8mS
PD#
CPU (Free Running)
CPU# (Free Running)
CPU (Stoppable)
CPU# (Stoppable)
Notes:
1. When both bits (CPU_Stop & CPU_Pwrdown tristate bits) are low, the clock chip will never tristate CPU output clocks
(assuming clock's OE bit is set to "1")
CPU Clock Tristate Timing
CPU_Stop = Tristate, CPU_Pwrdwn = Driven
CPU_Stop#
1.8mS
PD#
CPU (Free Running)
CPU# (Free Running)
CPU (Stoppable)
CPU# (Stoppable)
Notes:
1. Tristate outputs are pulled low by output termination resistors as shown here.
相關(guān)PDF資料
PDF描述
952601EFLF 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
952601EFLFT 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
952601YGLFT PROC SPECIFIC CLOCK GENERATOR, PDSO56
952601YFLFT PROC SPECIFIC CLOCK GENERATOR, PDSO56
952703BF 217.9 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
952601YFLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Programmable Timing Control HubTM for Next Gen P4TM Processor
952601YGLFT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Programmable Timing Control HubTM for Next Gen P4TM Processor
952606PFLF 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Clock Synthesizer Dual 48-Pin SSOP Tube
9526-1000-60 制造商:Belden Inc 功能描述:Shielded Paired Cable Number of Conducto
952618BFLF 制造商:Integrated Device Technology Inc 功能描述:IDT 952618BFLF GENERAL PURPOSE SEMICONDUCTORS - Tape and Reel 制造商:Integrated Device Technology Inc 功能描述:IDT 952618BFLF General Purpose Semiconductors