參數(shù)資料
型號: 951901AF
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 133.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
封裝: 0.300 INCH, GREEN, MO-118, SSOP-48
文件頁數(shù): 8/21頁
文件大?。?/td> 206K
代理商: 951901AF
16
ICS951901
0670B—07/15/04
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS94209. It is used to turn off the PCICLK clocks for low power operation.
PCI_STOP# is synchronized by the ICS94209 internally. The minimum that the PCICLK clocks are enabled
(PCI_STOP# high pulse) is at least 10 PCICLK clocks. PCICLK clocks are stopped in a low state and started with a
full high pulse width guaranteed. PCICLK clock on latency cycles are only one rising PCICLK clock off latency is one
PCICLK clock.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS94209 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS94209.
3. All other clocks continue to run undisturbed.
4. CPU_STOP# is shown in a high (true) state.
相關PDF資料
PDF描述
951901AFLFT 133.34 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
951 WIRE TERMINAL
952001AF 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
952001AFLF 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
952001AFLFT 200 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關代理商/技術參數(shù)
參數(shù)描述
951901AFLF 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Frequency Generator Dual 48-Pin SSOP Tube
951901AFLFT 制造商:Integrated Device Technology Inc 功能描述:Programmable PLL Frequency Generator Dual 48-Pin SSOP T/R
951902 制造商:Weidmuller 功能描述:WPG-M25, CABLE GLAND, PA,BLA -EA - Bulk
951903 制造商:Weidmuller 功能描述:WPG-M32, CABLE GLAND, PA,BLA -EA - Bulk
951904 制造商:Weidmuller 功能描述:WPG-M40, CABLE GLAND, PA,BLA -EA - Bulk