參數(shù)資料
型號: 950211BFLF
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 0.300 INCH, GREEN, MO-118, SSOP-56
文件頁數(shù): 21/23頁
文件大?。?/td> 214K
代理商: 950211BFLF
7
Integrated
Circuit
Systems, Inc.
ICS950211
0465E—05/17/05
Byte 7: Revision ID and Device ID Register
Byte 5: Programming Edge Rate
(1 = enable, 0 = disable)
Byte 6: Vendor ID Register
(1 = enable, 0 = disable)
t
i
B#
n
i
PD
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
BX
1
*
e
l
b
a
p
o
t
S
=
1
;
g
n
i
n
u
R
e
r
F
=
0
,
l
o
r
t
n
o
C
g
n
i
n
u
R
e
r
F
0
C
/
T
K
L
C
U
P
C
6
t
i
BX
1
*
e
l
b
a
p
o
t
S
=
1
;
g
n
i
n
u
R
e
r
F
=
0
,
l
o
r
t
n
o
C
g
n
i
n
u
R
e
r
F
1
C
/
T
K
L
C
U
P
C
5
t
i
BX
1
*
e
l
b
a
p
o
t
S
=
1
;
g
n
i
n
u
R
e
r
F
=
0
,
l
o
r
t
n
o
C
g
n
i
n
u
R
e
r
F
2
C
/
T
K
L
C
U
P
C
4
t
i
BX
1
)
d
e
v
r
e
s
e
R
(
3
t
i
BX
1
)
d
e
v
r
e
s
e
R
(
2
t
i
BX
1
)
d
e
v
r
e
s
e
R
(
1
t
i
BX
1
)
d
e
v
r
e
s
e
R
(
0
t
i
BX
1
)
d
e
v
r
e
s
e
R
(
t
i
Be
m
a
ND
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B7
D
I
e
c
i
v
e
D0
e
c
i
v
e
d
l
a
u
d
i
v
i
d
n
i
n
o
d
e
s
a
b
e
b
ll
i
w
s
e
u
l
a
v
D
I
e
c
i
v
e
D
.
e
s
a
c
s
i
h
t
n
i
"
H
1
0
"
6
t
i
B6
D
I
e
c
i
v
e
D0
5
t
i
B5
D
I
e
c
i
v
e
D0
4
t
i
B4
D
I
e
c
i
v
e
D0
3
t
i
B3
D
I
e
c
i
v
e
D0
2
t
i
B2
D
I
e
c
i
v
e
D0
1
t
i
B1
D
I
e
c
i
v
e
D0
0
t
i
B0
D
I
e
c
i
v
e
D1
t
i
Be
m
a
ND
W
Pn
o
i
t
p
i
r
c
s
e
D
7
t
i
B3
t
i
B
D
I
n
o
i
s
i
v
e
RX
n
o
i
s
i
v
e
r
s
'
e
c
i
v
e
d
l
a
u
d
i
v
i
d
n
i
n
o
d
e
s
a
b
e
b
ll
i
w
s
e
u
l
a
v
D
I
n
o
i
s
i
v
e
R
6
t
i
B2
t
i
B
D
I
n
o
i
s
i
v
e
RX
5
t
i
B1
t
i
B
D
I
n
o
i
s
i
v
e
RX
4
t
i
B0
t
i
B
D
I
n
o
i
s
i
v
e
RX
3
t
i
B3
t
i
B
D
I
r
o
d
n
e
V0
)
d
e
v
r
e
s
e
R
(
2
t
i
B2
t
i
B
D
I
r
o
d
n
e
V0
)
d
e
v
r
e
s
e
R
(
1
t
i
B1
t
i
B
D
I
r
o
d
n
e
V0
)
d
e
v
r
e
s
e
R
(
0
t
i
B0
t
i
B
D
I
r
o
d
n
e
V1
)
d
e
v
r
e
s
e
R
(
Asynchronous Frequency ControlTable
Byte 4
Byte 3
3V66 [0:3]
PCI_F [1:2]
PCICK [0:6]
Note
Bit 7
Bit 4
0
66.01 MHz
33.005 MHz
From Fix PLL (no
spread)
0
1
75.44 MHz
37.72 MHz
From Fix PLL (no
spread)
1
0
66.66 MHz
33.33 MHz
From main PLL
(Default)
1
88.01 MHz
44.005 MHz
From Fix PLL (no
spread)
* This functionality is only available in BF version.
相關(guān)PDF資料
PDF描述
08053C103KA72A General Specifications
950211BFLFT 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
950211BFT 205 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
08053C103KA74A General Specifications
950218AFLFT 200.4 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
950211BFLFT 功能描述:時鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
950211BGLF 制造商:Integrated Device Technology Inc 功能描述:IDT 950211BGLF Phased Locked Loop (PLL)
950-212 制造商:Mitutoyo Corporation 功能描述:SPRING DIVIDER; Instrument Type:Spring Divider; Measuring Range Max:6" ;RoHS Compliant: NA
9502-12INX180YDS 制造商:3M Electronic Products Division 功能描述:70006170149
950-213 制造商:Mitutoyo Corporation 功能描述:SPRING DIVIDER, 8"