- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄24834 > 935271285112 (NXP SEMICONDUCTORS) 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO14 PDF資料下載
參數(shù)資料
| 型號(hào)： | 935271285112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類(lèi)： | 編、解碼器及復(fù)用、解復(fù)用 |
| 英文描述： | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO14 |
| 封裝： | 3.90 MM, PLASTIC, MS-012, SOT-108-1, SO-14 |
| 文件頁(yè)數(shù)： | 3/14頁(yè) |
| 文件大?。?/td> | 112K |
| 代理商： | 935271285112 |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Philips Semiconductors
Product data
PCA9543
2-channel I2C switch with interrupt logic and reset
2002 Feb 19
11
AC CHARACTERISTICS
SYMBOL
PARAMETER
STANDARD-MODE
I2C-BUS
FAST-MODE I2C-BUS
UNIT
MIN
MAX
MIN
MAX
tpd
Propagation delay from SDA to SDn or SCL to SCn
—
0.31
—
0.31
ns
fSCL
SCL clock frequency
0
100
0
400
kHz
tBUF
Bus free time between a STOP and START condition
4.7
—
1.3
—
s
tHD;STA
Hold time (repeated) START condition
After this period, the first clock pulse is generated
4.0
—
0.6
—
s
tLOW
LOW period of the SCL clock
4.7
—
1.3
—
s
tHIGH
HIGH period of the SCL clock
4.0
—
0.6
—
s
tSU;STA
Set-up time for a repeated START condition
4.7
—
0.6
—
s
tSU;STO
Set-up time for STOP condition
4.0
—
0.6
—
s
tHD;DAT
Data hold time
02
3.45
02
0.9
s
tSU;DAT
Data set-up time
250
—
100
—
ns
tR
Rise time of both SDA and SCL signals
—
1000
20 + 0.1Cb3
300
ns
tF
Fall time of both SDA and SCL signals
—
300
20 + 0.1Cb3
300
s
Cb
Capacitive load for each bus line
—
400
—
400
s
tSP
Pulse width of spikes which must be suppressed
by the input filter
—
50
—
50
ns
tVD:DATL
Data valid (HL)
—
1
—
1
s
tVD:DATH
Data valid (LH)
—
0.6
—
0.6
s
tVD:ACK
Data valid Acknowledge
—
1
—
1
s
INT
tiv
INTn to INT active valid time
—
4
—
4
s
tir
INTn to INT inactive delay time
—
2
—
2
s
Lpwr
LOW level pulse width rejection or INTn inputs
1
—
1
—
ns
Hpwr
HIGH level pulse width rejection or INTn inputs
500
—
500
—
ns
RESET
tWL(rst)
Pulse width low reset
4
—
4
—
ns
trst
Reset time (SDA clear)
500
—
500
—
ns
tREC:STA
Recovery to Start
0
—
0
—
ns
NOTES:
1. Pass gate propagation delay is calculated from the 20
typical RON and and the 15 pF load capacitance.
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) in order to bridge
the undefined region of the falling edge of SCL.
3. Cb = total capacitance of one bus line in pF.
tSP
tBUF
tHD;STA
P
S
tLOW
tR
tHD;DAT
tF
tHIGH
tSU;DAT
tSU;STA
Sr
tHD;STA
tSU;STO
SDA
SCL
SU00645
Figure 13. Definition of timing on the I2C-bus
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935271407115 | LINE TRANSCEIVER, PBCC16 |
| 935271407118 | LINE TRANSCEIVER, PBCC16 |
| 935271488118 | AVC SERIES, 18 1-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| 935271488112 | AVC SERIES, 18 1-BIT DRIVER, TRUE OUTPUT, PDSO56 |
| 935267932118 | AVC SERIES, 18 1-BIT DRIVER, TRUE OUTPUT, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935271394518 | 制造商:NXP Semiconductors 功能描述:IC MCU ARM 20TSSOP |
| 935271933518 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933551 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271933557 | 制造商:NXP Semiconductors 功能描述:IC D-TYPE POS TRG DUAL 56VFBGA |
| 935271937518 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。