- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24833 > 935270442112 (NXP SEMICONDUCTORS) 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20 PDF資料下載
參數(shù)資料
| 型號： | 935270442112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 編、解碼器及復(fù)用、解復(fù)用 |
| 英文描述： | 2 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, PDSO20 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT-360-1, TSSOP-20 |
| 文件頁數(shù)： | 16/17頁 |
| 文件大小： | 144K |
| 代理商： | 935270442112 |
Philips Semiconductors
Product data
PCA9545
4-channel I2C switch with interrupt logic and reset
2002 Dec 13
8
Acknowledge
The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits
is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an
extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an
acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down
the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock
pulse, set-up and hold times must be taken into account.
A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of
the slave. In this event, the transmitter must leave the data line HIGH to enable the master to generate a stop condition.
DATA OUTPUT
BY TRANSMITTER
SCL FROM
MASTER
SW00368
DATA OUTPUT
BY RECEIVER
12
89
S
START condition
clock pulse for
acknowledgement
acknowledge
not acknowledge
Figure 10. Acknowledgement on the I2C-bus
Bus transactions
Data is transmitted to the PCA9545 control register using the write mode as shown in Figure 11.
S
SDA
0A
A
11
1
0
A1
A0
SLAVE ADDRESS
start condition
R/W
acknowledge
from slave
acknowledge
from slave
B0
CONTROL REGISTER
X
P
SW00760
B1
XB2
XB3
X
stop condition
Figure 11. WRITE control register
Data is read from PCA9545 control register using the read mode as shown in Figure 12.
SDA
S1
A
NA
1
0
A1
A0
start condition
R/W
acknowledge
from slave
CONTROL REGISTER
P
stop condition
last byte
SW00761
SLAVE ADDRESS
no acknowledge
from master
B0
INT0
B1
INT1
B2
INT2
B3
INT3
Figure 12. READ control register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 935270443118 | 12 2-BIT EXCHANGER, TRUE OUTPUT, PDSO56 |
| 935270444118 | 12 2-BIT EXCHANGER, TRUE OUTPUT, PDSO56 |
| 935270478518 | 1.8 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PDSO7 |
| 935270479518 | 2.5 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PDSO7 |
| 935270480518 | 2.8 V FIXED POSITIVE LDO REGULATOR, 0.5 V DROPOUT, PDSO7 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935270713557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC CHP |
| 935270792551 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270792557 | 制造商:NXP Semiconductors 功能描述:IC BUFF DVR TRI-ST 16BIT 56VFBGA |
| 935270793551 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
| 935270793557 | 制造商:NXP Semiconductors 功能描述:IC BUS TRCVR 3-ST 16BIT 56VFBGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。