參數(shù)資料
型號： 935263293518
廠商： NXP SEMICONDUCTORS
元件分類： 微控制器/微處理器
英文描述： 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44
封裝： PLASTIC, LCC-44
文件頁數(shù)： 5/48頁
文件大?。?/td> 324K
代理商： 935263293518
Philips Semiconductors
Product specification
SC28L92
3.3V–5.0V Dual Universal Asynchronous
Receiver/Transmitter (DUART)
2000 Jan 21
13
UNIT
LIMITS4
PARAMETER
SYMBOL
UNIT
Max
Typ
Min
PARAMETER
SYMBOL
Receiver Timing, external clock (See Figure 13)
t*RXS
RxD data setup time to RxC high
50
40
ns
t*RXH
RxD data hold time from RxC high
50
40
ns
68000 or Motorola bus timing (See Figures 6, 7, 8)10
tDCR
DACKN Low (read cycle) from X1 High10
15
20
ns
tDCW
DACKN Low (write cycle) from X1 High
15
20
ns
tDAT
DACKN High impedance from CEN or IACKN High
8
10
ns
tCSC
CEN or IACKN setup time to X1 High for minimum DACKN cycle
10
8
ns
NOTES:
1. Parameters are valid over specified temperature and voltage range.
2. All voltage measurements are referenced to ground (GND). For testing, all inputs swing between 0.4 V and 3.0 V with a transition time of
5 ns maximum. For X1/CLK this swing is between 0.4 V and 0.8*VCC. All time measurements are referenced at input voltages of 0.8 V and
2.0 V and output voltages of 0.8 V and 2.0 V, as appropriate.
3. Test conditions for outputs: CL = 125 pF, except open drain outputs. Test conditions for open drain outputs: CL = 125 pF,
constant current source = 2.6mA.
4. Typical values are the average values at +25
°C and 5V.
5. Timing is illustrated and referenced to the WRN and RDN Inputs. Also, CEN may be the “strobing” input. CEN and RDN (also CEN and
WRN) are ORed internally. The signal asserted last initiates the cycle and the signal negated first terminates the cycle.
6. Guaranteed by characterization of sample units.
7. If CEN is used as the “strobing” input, the parameter defines the minimum High times between one CEN and the next. The RDN signal must
be negated for tRWD to guarantee that any status register changes are valid.
8. Minimum frequencies are not tested but are guaranteed by design.
9. Clocks for 1X mode should maintain a 60/40 duty cycle or better.
10. Minimum DACKN time is tDCR = tDSC + tDCR + two positive edges of the X1 clock. For faster bus cycles, the 80XXX bus timing may be used
while in the 68XXX mode. It is not necessary to wait for DACKN to insure the proper operation of the SC28C92. In all cases the data will be
written to the SC28L92 on the falling edge of DACKN or the rise of CEN. The fall of CEN initializes the bus cycle. The rise of CEN ends the
bus cycle. DACKN low or CEN high completes the write cycle.
0
20
40
60
80
100
120
140
160
180
200
220
240
60
55
50
45
40
35
30
25
20
15
10
5
0
VCC = 3.3V @ +25°C
5.0V @ +25
°C
pF
Tdd
(ns)
125 pF
30 pF
230 pF
SD00684
12 pF
100 pF
NOTES:
Bus cycle times:
(80XXX mode): tDD + tRWD = 70ns @ 5V, 40ns @ 3.3V + rise and fall time of control signals
(68XXX mode) = tCSC + tDAT + 1 cycle of the X1 clock @ 5V + rise and fall time of control signals
Figure 3. Port Timing vs. Capacitive Loading at typical conditions
相關(guān)PDF資料
PDF描述
935263294528 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQFP44
07LC-10T050 ISOLATED DC/DC CONVERTERS 48V Input / 5V/2A or 12V/1A or 24V/0.5A Output
07LC-10T120 ISOLATED DC/DC CONVERTERS 48V Input / 5V/2A or 12V/1A or 24V/0.5A Output
07LC-10T240 ISOLATED DC/DC CONVERTERS 48V Input / 5V/2A or 12V/1A or 24V/0.5A Output
07LC-10T240G 1-OUTPUT 12 W DC-DC REG PWR SUPPLY MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*