- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24806 > 935262731557 (NXP SEMICONDUCTORS) 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQFP100 PDF資料下載
參數(shù)資料
| 型號： | 935262731557 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQFP100 |
| 封裝： | 14 X 14 X 1.40 MM, LQFP-100 |
| 文件頁數(shù)： | 38/59頁 |
| 文件大小： | 383K |
| 代理商： | 935262731557 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當(dāng)前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
Philips Semiconductors
Product specification
SC28L198
Octal UART for 3.3V and 5V supply voltage
1999 Jan 14
43
AC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL AND INDUSTRIAL (5V)
VCC = 5.0 volts " 10%; TA = –40 to 85°C; unless otherwise specified
SYMBOL
FIG #
PARAMETER
LIMIT
UNIT
MIN
TYP
MAX
Reset Timing
tRES1
RESET pulse width
10
Sclk
Bus Timing
tAS
A0–A7 setup time before Sclk C3 rising edge
10
2
ns
tAH
A0–A7 hold time after Sclk C3 rising edge
18
8
ns
tCS
CEN setup time before Sclk C1 high (Sync)
5
3
ns
CEN setup time before Sclk C2 high (Async)
5
3
ns
tCH
CEN hold time after Sclk C3 high (Sync)
14
1
Sclk
ns
CEN hold time after Sclk C4 high (Async)
25
1
Sclk
ns
tSTP
CEN high before next C2 to stop next cycle (Sync Mode)2
18
ns
tRWS
W–Rn setup time before Sclk C2 rising edge
5
ns
tRWH
W–Rn hold time after Sclk C3 rising edge
14
1
Sclk
ns
tDD
Read cycle Data valid after Sclk C3 rising edge
12
25
ns
tDF
Read cycle data bus floating after CEN high (Sync)
10
16
ns
Read cycle data bus floating after C4 end high (Async)
10
15
ns
tDS
Write cycle data setup time before Sclk C4 rising edge
25
14
ns
tDH
Write cycle data hold time after Sclk C4 rising edge
15
8
ns
tRWD
High time between CEN low (Async)
12
Sclk
ns
I/O Port Pin Timing
tPS
I/O input setup time before Sclk C3 rising edge
18
4
ns
tPH
I/O input hold time after Sclk C4 rising edge
12
1
ns
tPD
I/O output valid from:
Write Sclk C4 rising edge (write to IOPIOR)
32
50
ns
Interrupt Timing
tIR
IRQN from:
Internal interrupt source active bid
Reset to IRQN inactive
Write IMR (set or clear IMR bit)3
22
26
43
75
45
Sclk
ns
tDD
IACKN cycle Data valid after Sclk C3 rising edge
12
25
ns
Tx/Rx Clock Timing
tRX
RxC high or low time
15
8
ns
FRX4
RxC frequency (16 X)
(1 X)
0
16
1
Mhz
tTX
TxC high or low time
15
7
ns
FTX4
TxC frequency (16 X)
(1 X)
0
16
1
Mhz
Transmitter Timing
tTXD
TxD output delay from TxC low
32
60
ns
ttcs
TxC output delay from TxD output data
–15
4
15
ns
Receiver Timing
tRXS
RxD data setup time to RxC high (data)
20
–4
ns
tRXH
RxD data hold time from RxC high (data)
20
6
ns
tsSTRT
RxD data low time for receiving a valid Start Bit
17/32
bit
time
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 07CN-70S10L | Bus Converter 48V Input / 9.4V Output / 70A |
| 0RCN-70S10L | DC-DC REG PWR SUPPLY MODULE |
| 0RCN-70S10LG | DC-DC REG PWR SUPPLY MODULE |
| 07CN-70S10LG | DC-DC REG PWR SUPPLY MODULE |
| 935262753118 | AHC SERIES, 1-INPUT INVERT GATE, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 935264217557 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935267356112 | 制造商:NXP Semiconductors 功能描述:IC TEA1507PN |
| 935268081112 | 制造商:NXP Semiconductors 功能描述:SUB ONLY IC |
| 935268721125 | 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R |
| 935269304128 | 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。