參數(shù)資料
型號: 935262730528
廠商: NXP SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 4 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQFP80
封裝: 12 X 12 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-315-1, LQFP-80
文件頁數(shù): 22/52頁
文件大?。?/td> 303K
代理商: 935262730528
Philips Semiconductors
Product specification
SC28L194
Quad UART for 3.3V and 5V supply voltage
2001 Feb 13
29
GENERAL PURPOSE OUTPUT PIN CONTROL
The following four registers control the function of the Gout0 and
Gout1 pins. These output pins have a unique control matrix which
includes a clocking mechanism that will allow the pin to change
synchronously with an internal or external stimulus. See diagram
below.
Table 39.
GPOSR- General Purpose Output
Select Register
GPOSR selects the signal or data source for the Gout pins. The Tx
and Rx clock selection is straight forward. The selection of the
GPOR allows a more flexible timing control of when the Gout pins
change.
Bits 7:4
Bits 3:0
Global General Purpose Output
1
Selection
Global General Purpose Output
0
Selection
0000 - 0111 reserved
1000 = TxC1x a
1001 = TxC16x a
1010 = RxC16x a
1011 = TxC16x b
1100 = GGPOR(3)
1101 = GGPOR(2)
1110 = GGPOR(1)
1111 = GGPOR(0)
0000 - 0111 reserved
1000 = TxC1x a
1001 = TxC16x a
1010 = RxC16x a
1011 = TxC16x b
1100 = GGPOR(3)
1101 = GGPOR(2)
1110 = GGPOR(1)
1111 = GGPOR(0)
Table 40.
GPOR- General Purpose Output
Register
This register is a read/write register. Its contents may be altered by a
GPOR Write or by the GPOC and GPOD registers shown below.
The GPOD and GPOC may be programmed to cause the individual
bits of the GPOR to change synchronously with internal or external
events. The cells of this register may be thought of as a “Two Port
flip-flop”; one port is controlled by a D input and clock, the other by a
data load strobe. A read of the GPOR always returns its current
value regardless of the port from which it was loaded.
Bits 7:4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
GPOR(3)
GPOR(2)
GPOR(1)
GPOR(0)
Table 41.
GPOC- General Purpose Output Clk
Register
This controls the clock source for GPOR that will clock and/or toggle
the data from the selected GPOD source. When code b’00 is
selected, no clock will be provided, thereby preventing any change
through the D port.
Bits 7:6
Bits 5:4
Bits 3:2
Bits 1:0
Clk Sel
GPOR(3)
Clk Sel
GPOR(2)
Clk Sel
GPOR(1)
Clk Sel
GPOR(0)
00 = none
01 = GIN0
10 = GIN1
11 = reserved
00 = none
01 = GIN0
10 = GIN1
11 = reserved
00 = none
01 = GIN0
10 = GIN1
11 = I/O3c
00 = none
01 = GIN0
10 = GIN1
11 = I/O3a
Table 42.
GPOD- General Purpose Output Data
Register
This register selects the data that will be presented to the GPOR “D”
input. Note that selection b’10 selects the inverted GPOR data as
the input. In this case, the GPOR output will toggle synchronously
with the clock selected in the GPOC.
Bits 7:6
Bits 5:4
Bits 3:2
Bits 1:0
Data Sel
GPOR(3)
Data Sel
GPOR(2)
Data Sel
GPOR(1)
Data Sel
GPOR(0)
00 = ’1’
01 = ’0’
10 = GPOR3N
11 = reserved
00 = ’1’
01 = ’0’
10 = GPOR2N
11 = reserved
00 = ’1’
01 = ’0’
10 = GPOR1N
11 = I/O3d
00 = ’1’
01 = ’0’
10 = GPOR0N
11 = I/O3b
4:1 MULTIPLEX
“1”
“0”
NONE
1/O3a
D CLOCK
QN
D INPUT
DATA READ/WRITE
DATA IN/OUT
GPORQN
DATA BUS 3:0
GPOR R/W
GPOR
GPOD
GPOSR
1/O3b
GIN0
GIN1
4:1 MULTIPLEX
GPO PIN
8:1 MULTIPLEX
TxC1Xa
TxC16Xa
RxC16Xa
TxC16Xb
GPOR(0)
GPOR(1)
GPOR(2)
GPOR(3)
SD00526
GPOC
4
Figure 3.
General Purpose Pin Control Logic
相關(guān)PDF資料
PDF描述
935261296518 4 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC68
0737-0-00-15-00-00-03-0 BRASS, GOLD FINISH, PCB TERMINAL
935261430551 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP64
935261430557 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP64
935262073518 8-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP44
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935268721125 制造商:NXP Semiconductors 功能描述:Buffer/Line Driver 1-CH Non-Inverting 3-ST CMOS 5-Pin TSSOP T/R
935269304128 制造商:ST-Ericsson 功能描述:IC AUDIO CODEC W/TCH SCRN 48LQFP