參數(shù)資料
型號： 935261504551
廠商： NXP SEMICONDUCTORS
元件分類： 消費家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP44
封裝： PLASTIC, SOT-307, QFP-44
文件頁數(shù)： 17/87頁
文件大小： 440K
代理商： 935261504551
1999 Jul 01
24
Philips Semiconductors
Product specication
9-bit video input processor
SAA7113H
Table 2
Power-on control sequence
INTERNAL POWER-ON
CONTROL SEQUENCE
PIN OUTPUT STATUS
REMARKS
Directly after power-on
asynchronous reset
VPO7 to VPO0, RTCO, RTS0, RTS1,
SDA and LLC are in high-impedance state
direct switching to high-impedance for
20 to 200 ms
Synchronous reset
sequence
LLC and SDA become active;
VPO7 to VPO0, RTCO, RTS0 and RTS1
are held in high-impedance state
internal reset sequence
Status after power-on
control sequence
VPO7 to VPO0, RTCO, RTS0 and RTS1
are held in high-impedance state
after power-on (reset sequence) a complete
I2C-bus transmission is required
8.8
Multi-standard VBI data slicer
The multi-standard data slicer is a Vertical Blanking
Interval (VBI) and Full Field (FF) video data acquisition
block. In combination with software modules the slicer
acquires most existing formats of broadcast VBI and FF
data.
The implementation and programming model of the
multi-standard VBI data slicer is similar to the text slicer
built in the
“Multimedia Video Data Acquisition Circuit
SAA5284”.
The circuitry recovers the actual clock phase during the
clock-run-in-period, slices the data bits with the selected
data rate, and groups them into bytes. The clock
frequency, signals source, field frequency and accepted
error count must be defined via the I2C-bus in
subaddress 40H, AC1: bits D7 to D4.
Several standards can be selected per VBI line.
The supported VBI data standards are described in
Table 3.
The programming of the desired standards is done via
I2C-bus subaddresses 41H to 57H
(LCR2[7 : 0] to LCR24[7 : 0]); see detailed description in
Chapter 8.10. To adjust the slicers processing to the
signals source, there are offsets in horizontal and vertical
direction available via the I2C-bus in subaddresses 5BH
(bits 2 to 0), 59H (HOFF10 to HOFF0) and 5BH (bit 4),
5AH (VOFF8 to VOFF0). The formatting of the decoded
VBI data is done within the output interface to the
VPO-bus. For a detailed description of the sliced data
format see Table 17.
Table 3
Supported VBI standards
STANDARD TYPE
DATA RATE
(Mbits/s)
FRAMING CODE
FC
WINDOW
HAM
CHECK
Teletext EuroWST, CCST
6.9375
27H
WST625
always
European closed caption
0.500
001
CC625
VPS
5
9951H
VPS
Wide screen signalling bits
5
1E3C1FH
WSS
US teletext (WST)
5.7272
27H
WST525
always
US closed caption (line 21)
0.503
001
CC525
Teletext
6.9375
programmable
general text
optional
VITC/EBU time codes (Europe)
1.8125
programmable
VITC625
VITC/SMPTE time codes (USA)
1.7898
programmable
VITC625
US NABTS
5.7272
programmable
NABTS
optional
MOJI (Japanese)
5.7272
programmable (A7H)
Japtext
Japanese format switch (L20/22)
5
programmable
相關(guān)PDF資料
PDF描述
935261504557 SPECIALTY CONSUMER CIRCUIT, PQFP44
935261537118 DELTA-SIGMA ADC, PDSO16
935261537112 DELTA-SIGMA ADC, PDSO16
935261615112 SPECIALTY CONSUMER CIRCUIT, PDSO28
935261615118 SPECIALTY CONSUMER CIRCUIT, PDSO28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
935262025112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935262217118 制造商:NXP Semiconductors 功能描述:Real Time Clock Serial 8-Pin SO T/R
935264217557 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
935267356112 制造商:NXP Semiconductors 功能描述:IC TEA1507PN
935268081112 制造商:NXP Semiconductors 功能描述:SUB ONLY IC
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*