- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄36337 > 935237460112 (NXP SEMICONDUCTORS) HORIZ/VERT DEFLECTION IC, PDIP32 PDF資料下載
參數(shù)資料
| 型號： | 935237460112 |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 偏轉 |
| 英文描述： | HORIZ/VERT DEFLECTION IC, PDIP32 |
| 封裝： | PLASTIC, SDIP-32 |
| 文件頁數(shù)： | 27/63頁 |
| 文件大?。?/td> | 318K |
| 代理商： | 935237460112 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
1999 Jul 13
33
Philips Semiconductors
Product specication
I2C-bus autosync deection controllers for
PC/TV monitors
TDA4853; TDA4854
I2C-BUS PROTOCOL
I2C-bus data format
Notes
1. S = START condition.
2. SLAVE ADDRESS (MAD) = 1000 1100.
3. A = acknowledge, generated by the slave. No acknowledge, if the supply voltage is below 8.3 V for start-up and 8.1 V
for shut-down procedure.
4. SUBADDRESS (SAD).
5. DATA, if more than 1 byte of DATA is transmitted, then no auto-increment of the significant subaddress is performed.
6. P = STOP condition.
It should be noted that clock pulses according to the 400 kHz specification are accepted for 3.3 and 5 V applications
(reference level = 1.8 V). Default register values after power-up are random. All registers have to be preset via software
before the soft start is enabled.
Important: If the register contents are changed during the vertical scan, this might result in a visible interference on the
screen. The cause for this interference is the abrupt change in picture geometry which takes effect at random locations
within the visible picture.
To avoid this kind of interference, the adjustment of the critical geometry parameters HSIZE, HPOS, VSIZE and VPOS
should be synchronized with the vertical flyback. This should be done in such a way that the adjustment change takes
effect during the vertical blanking time (see Fig.19).
For very slow I2C-bus interfaces, it might be necessary to delay the transmission of the last byte (or only the last bit) of
an I2C-bus message until the start of the vertical sync or vertical blanking.
S(1)
SLAVE ADDRESS(2)
A(3)
SUBADDRESS(4)
A(3)
DATA(5)
A(3)
P(6)
Fig.19 Timing of the I2C-bus transmission for interference-free adjustment.
handbook, full pagewidth
MGM088
vertical
sync pulse
vertical
blanking pulse
SDA
parameter change takes effect
相關PDF資料 |
PDF描述 |
|---|---|
| 935260802112 | HORIZ/VERT DEFLECTION IC, PDIP32 |
| 935260845118 | PLL FREQUENCY SYNTHESIZER, 2200 MHz, PDSO16 |
| 935260845112 | PLL FREQUENCY SYNTHESIZER, 2200 MHz, PDSO16 |
| 935260937112 | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
| 935260937118 | SPECIALTY CONSUMER CIRCUIT, PDSO28 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 935241-0001 | 制造商: 功能描述: 制造商:DIGITRAN 功能描述: 制造商:undefined 功能描述: |
| 935241-1 | 制造商:DIGITRAN 功能描述: 制造商:DTRAN 功能描述: |
| 935245650125 | 制造商:NXP Semiconductors 功能描述:Inverter 1-Element CMOS 5-Pin TSSOP T/R |
| 935248-90 | 制造商:JANCO 功能描述:935248-90 |
| 9-3525-012 | 制造商:KEYSTONE 功能描述:MODIFIED 3525,VERSION E |
發(fā)布緊急采購，3分鐘左右您將得到回復。