參數(shù)資料
型號: 932S890CKLFT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產生/分配
英文描述: 200 MHz, PROC SPECIFIC CLOCK GENERATOR, QCC72
封裝: ROHS COMPLIANT, MLF-72
文件頁數(shù): 20/21頁
文件大?。?/td> 223K
代理商: 932S890CKLFT
932S890C
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS
IDT
RD890 SYSTEM CLOCK FOR AMD-BASED SERVERS
8
932S890C
REV D 052011
AC Electrical Characteristics–Low-Power DIF Outputs: CPUKG and HTT
PARA METER
SY MBOL
CONDITIONS
MIN
TYP
MAX
UNITS
NOTES
Crossing Point Variation
ΔV
CROSS
Single-ended Measurement
14 0
mV
1,2,5
CPU Frequency
(HTT = 1/2 of CPU Frequency)
f
CPU
Spread S pecturm On
198.8
20 0
MHz
1,3
Long Term Accuracy
p pm
Spread Specturm Off
-50
+50
ppm
1,11
Rising Edge Slew Rate
SRISE
Differential Measurement
0.5
10
V/ns
1,4
Falling Edge Slew Rate
SFALL
Differential Measurement
0.5
10
V/ns
1,4
Slew Rate Variation
tSLVAR
Single-ended Measurement
20
%
1
CPU, DIF HTT Jitter - Cycle to
Cycle
CPUJ
C2 C
Differential Measurement
15 0
ps
1,6
Accumulated Jitter
t
JACC
See Notes
1
ns
1,7
Peak to Peak Differential
Voltage
V
D(PK- PK)
Differential Measurement
400
2400
mV
1,8
Differential Voltage
VD
Differential Measurement
200
1200
mV
1,9
Duty Cycle
DCYC
Differential Measurement
45
55
%
1
Amplitude Variatio n
ΔV
D
Change in V D DC cycle to cycle
-75
75
mV
1,10
CPU[3:0] Skew
CPU
SKEW3 0
Differential Measurement
20 0
ps
1
HTT[1:0] Skew
HTT
SKEW10
Differential Measurement
10 0
ps
1
1 Guaranteed by design and characterization, not 100% tested in production.
3 Minimum Frequency is a result of 0.5% down spread spectrum
6 Max difference of t
CYC LE between a ny tw o adjacent cycles.
7 Accumulated tjc over a 10 s time period, measured with JIT2 TIE at 50ps interval.
8 VD(PK-PK) is the overall magnitude of the differential signal.
11 All Long Term Accuracy and Clock Period specifications are guaranteed assuming that REFOUT is at 14.31818MHz
2 Single-ended measurement at crossing point. Value is maximum – minimum over all time. DC value of common mode is not
important due to the blocking cap.
10 The difference in magnitude of two adjacent VD_DC measurements. VD_DC is the stable post overshoot and ring-back part of
the signal.
5 Defined as the total variation of all crossing voltages of CLK rising and CLK# falling. Matching applies to rising edge rate of
CLK and falling edge of CLK#. It is measured using a +/-75mV window centered on the average cross point where CLK meets
CLK#.
4 Differential measurement through the range of ±100 mV, differential signal must remain monotonic and within slew rate spec
when crossing through this region.
9
V D(min) is the amplitude of the ring-back differential measurement, guaranteed by design, that ring-back will not cross 0V VD.
VD(max) i s the largest amplitude al lowed.
相關PDF資料
PDF描述
0550660000 120 A, MODULAR TERMINAL BLOCK, 1 ROW, 1 DECK
9330-10375 POWER/SIGNAL RELAY, DPDT, MOMENTARY, 10A (CONTACT), 28VDC (CONTACT), PANEL MOUNT
9330-4026 POWER/SIGNAL RELAY, DPDT, MOMENTARY, 0.175A (COIL), 28VDC (COIL), 4900mW (COIL), 10A (CONTACT), 28VDC (CONTACT), PANEL MOUNT
9330-4027 POWER/SIGNAL RELAY, DPDT, MOMENTARY, 10A (CONTACT), 28VDC (CONTACT), PANEL MOUNT
9330-10374 POWER/SIGNAL RELAY, DPDT, MOMENTARY, 0.175A (COIL), 28VDC (COIL), 4900mW (COIL), 10A (CONTACT), 28VDC (CONTACT), PANEL MOUNT
相關代理商/技術參數(shù)
參數(shù)描述
932SL901AKLF 功能描述:時鐘發(fā)生器及支持產品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
932SL901AKLFT 功能描述:時鐘發(fā)生器及支持產品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
932SQ420BGLF 制造商:Integrated Device Technology Inc 功能描述:SERVER MAIN CLOCK - CK420BQ
932SQ420BGLFT 制造商:Integrated Device Technology Inc 功能描述:CK420BQ
932SQ420DGLF 功能描述:時鐘合成器/抖動清除器 CK420BQ RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel