- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24634 > 932S421BFLFT (INTEGRATED DEVICE TECHNOLOGY INC) 333.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 PDF資料下載
參數(shù)資料
| 型號： | 932S421BFLFT |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | 333.33 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 封裝： | ROHS COMPLIANT, MO-118, SSOP-56 |
| 文件頁數(shù)： | 17/23頁 |
| 文件大?。?/td> | 220K |
| 代理商： | 932S421BFLFT |
IDTTM
PCIe Gen2 and QPI Clock for Intel-Based Servers
1340G—01/26/10
ICS932S421B
PCIe Gen2 and QPI Clock for Intel-Based Servers
3
Pin Description (continued)
Pin #
PIN NAME
Type
Pin Description
29
SCLK
IN
Clock pin of SMBus circuitry, 5V tolerant.
30
SDATA
I/O
Data pin for SMBus circuitry, 3.3V tolerant.
31
Vtt_PwrGd#/PD
IN
Vtt_PwrGd# is an active low input used to determine when latched inputs are
ready to be sampled. PD is an asynchronous active high input pin used to put
the device into a low power state. The internal clocks, PLLs and the crystal
oscillator are stopped.
32
NC
N/A
No Connection.
33
IREF
OUT
This pin establishes the reference current for the differential current-mode
output pairs. This pin requires a fixed precision resistor tied to ground in
order to establish the appropriate current. 475 ohms is the standard value.
34
GNDA
PWR
Ground pin for the PLL core.
35
VDDA
PWR
3.3V power for the PLL core.
36
CPUCLKC3
OUT
Complementary clock of differential pair CPU outputs. These are current
mode outputs. External resistors are required for voltage bias.
37
CPUCLKT3
OUT
True clock of differential pair CPU outputs. These are current mode outputs.
External resistors are required for voltage bias.
38
VDDCPU
PWR
Supply for CPU clocks, 3.3V nominal
39
CPUCLKC2
OUT
Complementary clock of differential pair CPU outputs. These are current
mode outputs. External resistors are required for voltage bias.
40
CPUCLKT2
OUT
True clock of differential pair CPU outputs. These are current mode outputs.
External resistors are required for voltage bias.
41
GNDCPU
PWR
Ground pin for the CPU outputs
42
CPUCLKC1
OUT
Complementary clock of differential pair CPU outputs. These are current
mode outputs. External resistors are required for voltage bias.
43
CPUCLKT1
OUT
True clock of differential pair CPU outputs. These are current mode outputs.
External resistors are required for voltage bias.
44
VDDCPU
PWR
Supply for CPU clocks, 3.3V nominal
45
CPUCLKC0
OUT
Complementary clock of differential pair CPU outputs. These are current
mode outputs. External resistors are required for voltage bias.
46
CPUCLKT0
OUT
True clock of differential pair CPU outputs. These are current mode outputs.
External resistors are required for voltage bias.
47
VDDCPU
PWR
Supply for CPU clocks, 3.3V nominal
48
FS_A
IN
3.3V tolerant input for CPU frequency selection. Refer to input electrical
characteristics for Vil_FS and Vih_FS values.
49
FS_B/TEST_MODE
IN
3.3V tolerant input for CPU frequency selection. Refer to input electrical
characteristics for Vil_FS and Vih_FS values. TEST_MODE is a real time input
to select between Hi-Z and REF/N divider mode while in test mode. Refer to
Test Clarification Table.
50
GNDREF
PWR
Ground pin for the REF outputs.
51
X2
OUT
Crystal output, Nominally 14.318MHz
52
X1
IN
Crystal input, Nominally 14.318MHz.
53
VDDREF
PWR
Ref, XTAL power supply, nominal 3.3V
54
REF1
OUT
14.318 MHz reference clock.
55
REF0
OUT
14.318 MHz reference clock.
56
FS_C/TEST_SEL
IN
3.3V tolerant input for CPU frequency selection. Low voltage threshold
inputs, see input electrical characteristics for Vil_FS and Vih_FS values.
TEST_Sel: 3-level latched input to enable test mode.
Refer to Test Clarification Table
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 932S421CGLF | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 932S421CFLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 932S421CGLFT | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 932S422CGLF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
| 932S422CFLF-T | 400 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 932S421BGLF | 功能描述:時鐘合成器/抖動清除器 CK410B+ SERVER MAIN CLOCK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 932S421BGLFT | 功能描述:時鐘合成器/抖動清除器 CK410B+ SERVER MAIN CLOCK RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 932S421CFLF | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 932S421CFLFT | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| 932S421CGLF | 功能描述:時鐘合成器/抖動清除器 RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。