參數(shù)資料
型號: 932S200YGT
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時鐘產(chǎn)生/分配
英文描述: 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
封裝: 6.10 MM, 0.50 MM PITCH, TSSOP-56
文件頁數(shù): 1/13頁
文件大?。?/td> 136K
代理商: 932S200YGT
General Description
Features
ICS932S200
Integrated
Circuit
Systems, Inc.
0427D—12/15/08
Block Diagram
Frequency Timing Generator for Dual Server/Workstation Systems
Pin Configuration
56-pin 300 mil SSOP
56-pin 240 mil TSSOP
Generates the following system clocks:
- 6 CPU clocks ( 2.5V, 100/133MHz)
- 6 PCI clocks, including 1 free running(3.3V,
33MHz)
- 3 IOAPIC clocks (2.5V, 16.67MHz)
- 2 Fixed frequency 66MHz clocks(3.3V, 66MHz)
- 2 REF clocks(3.3V, 14.318MHz)
- 1 USB clock (3.3V, 48MHz)
Efficient power management through PD#,
CPU_STOP# and PCI_STOP#.
0.5% typical down spread modulation on CPU, PCI,
IOAPIC and 3V66 output clocks.
Uses external 14.318MHz crystal.
The ICS932S200 is a dual CPU clock generator for
serverworks HE-T, HE-SL-T, LE-T chipsets for P III type
processors in a Dual-CPU system. Single ended CPU
clocks provide faster than 1.5V/ns transition times by
parallel connection of 2 CPU pins to each processor.
Spread Spectrum may be enabled by driving the
SPREAD# pin active. Spread spectrum typically
reduces system EMI by 8dB to 10dB. This simplifies
EMI qualification without resorting to board design
iterations or costly shielding. The ICS932S200 employs
a proprietary closed loop design, which tightly controls
the percentage of spreading over process and
temperature variations.
Key Specification:
CPU Output Jitter: 150ps
IOAPIC Output Jitter: 250ps
3V66, PCI Output Jitter: 250ps
CPU Output Skew: <175ps
PCI Output Skew: <500ps
3V66 Output Skew <250ps
IOAPIC Output Skew <250ps
CPU to 3V66 Output Offset: 0 - 1.5ns (CPU leads)
CPU to PCI Output Offset: 1.5 - 4.0ns (CPU leads)
CPU to APIC Output Offset: 1.5 - 4.0ns (CPU
leads)
PCICLK_F
PLL2
PLL1
Spread
Spectrum
48MHz
CPUCLK (5:0)
IOAPIC (2:0)
3V66 (1:0)
PCICLK (4:0)
5
3
2
6
2
X1
X2
XTAL
OSC
CPU
DIVDER
IOAPIC
DIVDER
3V66
DIVDER
PCI
DIVDER
Stop
PD#
PCI_STOP#
CPU_STOP#
SPREAD#
SEL 133/100#
SEL0
SEL1
Control
Logic
Config.
Reg.
REF (1:0)
GND
REF0
REF1
VDD
X1
X2
GND
PCICLK_F
VDD
PCICLK0
PCICLK1
GND
PCICLK2
PCICLK3
VDD
PCICLK4
GND
VDD
GND
3V66_0
3V66_1
VDD
SEL 133/100#
VDDL
IOAPIC2
IOAPIC1
IOAPIC0
GND
VDDL
CPUCLK5
CPUCLK4
GND
VDDL
CPUCLK3
CPUCLK2
GND
VDDL
CPUCLK1
CPUCLK0
GND
VDD
GND
PCI_STOP#
CPU_STOP#
PD#
SPREAD#
SEL1
SEL0
VDD
48MHz
GND
ICS932S200
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
相關PDF資料
PDF描述
055-F24-9019A9G 1.0/2.3 RF Connector Series
932S203AFLFT 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
932S203AGLF 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
932S203AFLN 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
932S203AGLFT 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO56
相關代理商/技術參數(shù)
參數(shù)描述
932S203AFLN 功能描述:時鐘發(fā)生器及支持產(chǎn)品 SERVER MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
932S203AFLNT 功能描述:時鐘發(fā)生器及支持產(chǎn)品 SERVER MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
932S203AGLF 功能描述:時鐘發(fā)生器及支持產(chǎn)品 SERVER MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
932S203AGLFT 功能描述:時鐘發(fā)生器及支持產(chǎn)品 SERVER MAIN CLOCK RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-56
932S203YFLXT 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:Frequency Generator with 133MHz Differential CPU Clocks