- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24623 > 9248BF-55LF (INTEGRATED DEVICE TECHNOLOGY INC) 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號(hào)： | 9248BF-55LF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 133 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.300 INCH, SSOP-48 |
| 文件頁(yè)數(shù)： | 4/10頁(yè) |
| 文件大?。?/td> | 271K |
| 代理商： | 9248BF-55LF |
3
ICS9248-55
Power Management
ICS9248-55 Power Management Requirements
Clock Enable Configuration
Full clock cycle timing is guaranteed at all times after the system has initially powered up except where noted. During power
up and power down operations using the PD# select pin will not cause clocks of a shorter or longer pulse than that of the
running clock. The first clock pulse coming out of a stopped clock condition may be slightly distorted due to clock network
charging circuitry. Board routing and signal loading may have a large impact on the initial clock distortion also.
Notes.
1. Clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device.
2. Clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device.
3. Power up latency is when PD# goes inactive (high) to when the first valid clocks are output by the device.
4. Power down has controlled clock counts applicable to CPUCLK, PCICLK only.
The REF and IOAPIC will be stopped independent of these.
SIGNAL
SIGNAL STATE
Latency
No. of rising edges of free
running PCICLK
CPU_ STOP#
0 (Disabled)
2
1
1 (Enabled)
1
PCI_STOP#
0 (Disabled)
2
1
1 (Enabled)
1
PD#
1 (Normal Operation)
3
3ms
0 (Power Down)
4
2max
CPU_STOP#
PCI_STOP#
PWR_DWN#
CPUCLK
PCICLK
Other Clocks,
REF,
IOAPICs,
48 MHz 0
48 MHz 1
Crystal
VCOs
X
0
Low
Stopped
Off
0
1
Low
Running
0
1
Low
Running
1
0
1
Running
Low
Running
1
Running
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 051-453-9019 | RF Coaxial Connectors |
| 9248BF-81LFT | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9248BF-81LF | 133.3 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9248DF-39LF | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 9248DF-39 | 150 MHz, PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9248BF-81LF | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9248BF-81LFT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9248DF-39LF | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9248DF-39LFT | 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56 |
| 9248EGM | 制造商:Excelta Corporation 功能描述:5" TAPER RLVD CUTTER WITH MELDED TEAL GRIPS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。