- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄24615 > 9148F-32 (INTEGRATED DEVICE TECHNOLOGY INC) PROC SPECIFIC CLOCK GENERATOR, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | 9148F-32 |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | PROC SPECIFIC CLOCK GENERATOR, PDSO48 |
| 封裝： | 0.300 INCH, SSOP-48 |
| 文件頁數(shù)： | 13/14頁 |
| 文件大小： | 322K |
| 代理商： | 9148F-32 |
8
ICS9148-32
PCI_STOP# Timing Diagram
PCI_STOP# is an asynchronous input to the ICS9148-32. It is used to turn off the PCICLK (0:6) clocks for low power operation.
PCI_STOP# is synchronized by the ICS9148-32 internally. The minimum that the PCICLK (0:6) clocks are enabled (PCI_STOP#
high pulse) is at least 10 PCICLK (0:6) clocks. PCICLK (0:6) clocks are stopped in a low state and started with a full high pulse
width guaranteed. PCICLK (0:6) clock on latency cycles are only one rising PCICLK. Clock off latency is one PCICLK clock.
CPU_STOP# Timing Diagram
CPUSTOP# is an asychronous input to the clock synthesizer. It is used to turn off the CPUCLKs for low power operation.
CPU_STOP# is synchronized by the ICS9148-32. The minimum that the CPUCLK is enabled (CPU_STOP# high pulse) is 100
CPUCLKs.All other clocks will continue to run while the CPUCLKs are disabled. The CPUCLKs will always be stopped in a low
state and start in such a manner that guarantees the high pulse width is a full pulse. CPUCLK on latency is less than 4 CPUCLKs
and CPUCLK off latency is less than 4 CPUCLKs.
Notes:
1. All timing is referenced to the internal CPUCLK.
2. CPU_STOP# is an asynchronous input and metastable conditions may exist.
This signal is synchronized to the CPUCLKs inside the ICS9148-32.
3. All other clocks continue to run undisturbed.
4. PD# and PCI_STOP# are shown in a high (true) state.
Notes:
1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9148 device.)
2. PCI_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized
inside the ICS9148-32.
3. All other clocks continue to run undisturbed.
4. PD# and CPU_STOP# are shown in a high (true) state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 051-328-9399 | RF Coaxial Connectors |
| 9150-50033 | 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 3 dB INSERTION LOSS |
| 9150-5003 | 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 3 dB INSERTION LOSS |
| 9150-50041 | 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 3 dB INSERTION LOSS |
| 9150-50042 | 1000 MHz - 18000 MHz RF/MICROWAVE SGL POLE FIVE THROW SWITCH, 3 dB INSERTION LOSS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 9149 | 功能描述:電線導(dǎo)管 HF3C 1 BLACK 1 NPT W/NUT RoHS:否 制造商:Panduit 類型:Slotted SideWall Open finger design wiring cut 材料:Polypropylene 顏色:Light Gray 大小: 最大光束直徑: 抗拉強度: 外部導(dǎo)管寬度:25 mm 外部導(dǎo)管高度:25 mm |
| 914900 | 功能描述:INTERFACE CBL IDC W/HOLES 64POS RoHS:是 類別:連接器，互連式 >> 接線板 - 接口模塊 系列:Econoline RI 產(chǎn)品變化通告:Product Discontinuation 07/Oct/2011 標準包裝:1 系列:PLUSCON VS 制程端連接:接線座，螺釘連接 控制端連接:RJ45 插孔（8） 控制端線纜固定器:- 位置 / 電極:64 特點:- 電壓 - 額定:60V 額定電流（每觸點）:1A 工作溫度:0°C ~ 70°C 長度:8.31"（211.00mm） 寬:3.53"（89.60mm） 線規(guī):20-26 AWG 其它名稱:VS-PP-R-8XRJ45/5-SC |
| 91-490017-06P | 制造商:Amphenol Aerospace 功能描述:PLUG |
| 91-490017-06S | 制造商:Amphenol Aerospace 功能描述:PLUG |
| 9-1490019-0 | 功能描述:折皺器 CRIMPER, WIRE PREM RoHS:否 制造商:Hirose Connector 類型: 描述/功能:Cable and Shield Crimper |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。