- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376479 > 89S8252 (Atmel Corp.) 8-Bit Microcontroller with 8K Bytes Flash PDF資料下載
參數(shù)資料
| 型號(hào)： | 89S8252 |
| 廠商： | Atmel Corp. |
| 英文描述： | 8-Bit Microcontroller with 8K Bytes Flash |
| 中文描述： | 8位具有8K字節(jié)的閃存，微控制器 |
| 文件頁數(shù)： | 8/31頁 |
| 文件大小： | 455K |
| 代理商： | 89S8252 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
AT89S8252
4-112
Table 4
. SPCR—SPI Control Register
SPCR Address = D5H
Reset Value = 0000 01XXB
SPIE
SPE
DORD
MSTR
CPOL
CPHA
SPR1
SPR0
Bit
7
6
5
4
3
2
1
0
Symbol
Function
SPIE
SPI Interrupt Enable. This bit, in conjunction with the ES bit in the IE register, enables SPI interrupts: SPIE = 1 and ES
= 1 enable SPI interrupts. SPIE = 0 disables SPI interrupts.
SPE
SPI Enable. SPI = 1 enables the SPI channel and connects SS, MOSI, MISO and SCK to pins P1.4, P1.5, P1.6, and
P1.7. SPI = 0 disables the SPI channel.
DORD
Data Order. DORD = 1 selects LSB first data transmission. DORD = 0 selects MSB first data transmission.
MSTR
Master/Slave Select. MSTR = 1 selects Master SPI mode. MSTR = 0 selects Slave SPI mode.
CPOL
Clock Polarity. When CPOL = 1, SCK is high when idle. When CPOL = 0, SCK of the master device is low when not
transmitting. Please refer to figure on SPI Clock Phase and Polarity Control.
CPHA
Clock Phase. The CPHA bit together with the CPOL bit controls the clock and data relationship between master and
slave. Please refer to figure on SPI Clock Phase and Polarity Control.
SPR0
SPR1
SPI Clock Rate Select. These two bits control the SCK rate of the device configured as master. SPR1 and SPR0 have
no effect on the slave. The relationship between SCK and the oscillator frequency, F
OSC.
, is as follows:
SPR1
SPR0
SCK = F
OSC.
divided by
0
0
4
0
1
16
1
0
64
1
1
128
Table 5.
SPSR—SPI Status Register
SPSR Address = AAH
Reset Value = 00XX XXXXB
SPIF
WCOL
—
—
—
—
—
—
Bit
7
6
5
4
3
2
1
0
Symbol
Function
SPIF
SPI Interrupt Flag. When a serial transfer is complete, the SPIF bit is set and an interrupt is generated if SPIE = 1 and
ES = 1. The SPIF bit is cleared by reading the SPI status register with SPIF and WCOL bits set, and then accessing
the SPI data register.
WCOL
Write Collision Flag. The WCOL bit is set if the SPI data register is written during a data transfer. During data transfer,
the result of reading the SPDR register may be incorrect, and writing to it has no effect. The WCOL bit (and the SPIF
bit) are cleared by reading the SPI status register with SPIF and WCOL set, and then accessing the SPI data register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 8M052489 | 8m Class DC to AC Inverter |
| 8T26A | 8-Channel, 10-Bit ADC with I2C Compatible Interface in 20-Lead TSSOP; Package: TSSOP; No of Pins: 20; Temperature Range: Industrial |
| 8T95 | 8-Channel, 10-Bit ADC with I2C Compatible Interface in 20-Lead TSSOP; Package: TSSOP; No of Pins: 20; Temperature Range: Industrial |
| 8T96 | High Speed Hex 3-State Buffers/Inverters |
| 8T97 | High Speed Hex 3-State Buffers/Inverters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 89S8252-24JC | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 89S825324JI | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 89S8253-24JI | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 89S9310FS | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 89SF1604G3N | 制造商:Integrated Device Technology Inc 功能描述:FLASH NVRAM CTL - Boxed Product (Development Kits) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。