參數(shù)資料
型號(hào): 89S8252
廠商: Atmel Corp.
英文描述: 8-Bit Microcontroller with 8K Bytes Flash
中文描述: 8位具有8K字節(jié)的閃存,微控制器
文件頁(yè)數(shù): 7/31頁(yè)
文件大?。?/td> 455K
代理商: 89S8252
AT89S8252
4-111
Dual Data Pointer Registers
To facilitate accessing both
internal EEPROM and external data memory, two banks of
16 bit Data Pointer Registers are provided: DP0 at SFR
address locations 82H-83H and DP1 at 84H-85H. Bit DPS
= 0 in SFR WMCON selects DP0 and DPS = 1 selects
DP1. The user should always initialize the DPS bit to the
appropriate value before accessing the respective Data
Pointer Register.
Power Off Flag
The Power Off Flag (POF) is located at
bit_4 (PCON.4) in the PCON SFR. POF is set to “1” during
power up. It can be set and reset under software control
and is not affected by RESET.
Table 3.
WMCON—Watchdog and Memory Control Register
WMCON Address = 96H
Reset Value = 0000 0010B
PS2
PS1
PS0
EEMWE
EEMEN
DPS
WDTRST
WDTEN
Bit
7
6
5
4
3
2
1
0
Symbol
Function
PS2
PS1
PS0
Prescaler Bits for the Watchdog Timer. When all three bits are set to “0”, the watchdog timer has a nominal period of 16
ms. When all three bits are set to “1”, the nominal period is 2048 ms.
EEMWE
EEPROM Data Memory Write Enable Bit. Set this bit to “1” before initiating byte write to on-chip EEPROM with the
MOVX instruction. User software should set this bit to “0” after EEPROM write is completed.
EEMEN
Internal EEPROM Access Enable. When EEMEN = 1, the MOVX instruction with DPTR will access on-chip EEPROM
instead of external data memory. When EEMEN = 0, MOVX with DPTR accesses external data memory.
DPS
Data Pointer Register Select. DPS = 0 selects the first bank of Data Pointer Register, DP0, and DPS = 1 selects the
second bank, DP1
WDTRST
RDY/BSY
Watchdog Timer Reset and EEPROM Ready/Busy Flag. Each time this bit is set to “1” by user software, a pulse is
generated to reset the watchdog timer. The WDTRST bit is then automatically reset to “0” in the next instruction cycle.
The WDTRST bit is Write-Only. This bit also serves as the RDY/BSY flag in a Read-Only mode during EEPROM write.
RDY/BSY = 1 means that the EEPROM is ready to be programmed. While programming operations are being executed,
the RDY/BSY bit equals “0” and is automatically reset to “1” when programming is completed.
WDTEN
Watchdog Timer Enable Bit. WDTEN = 1 enables the watchdog timer and WDTEN = 0 disables the watchdog timer.
相關(guān)PDF資料
PDF描述
8M052489 8m Class DC to AC Inverter
8T26A 8-Channel, 10-Bit ADC with I2C Compatible Interface in 20-Lead TSSOP; Package: TSSOP; No of Pins: 20; Temperature Range: Industrial
8T95 8-Channel, 10-Bit ADC with I2C Compatible Interface in 20-Lead TSSOP; Package: TSSOP; No of Pins: 20; Temperature Range: Industrial
8T96 High Speed Hex 3-State Buffers/Inverters
8T97 High Speed Hex 3-State Buffers/Inverters
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
89S8252-24JC 制造商: 功能描述: 制造商:undefined 功能描述:
89S825324JI 制造商: 功能描述: 制造商:undefined 功能描述:
89S8253-24JI 制造商: 功能描述: 制造商:undefined 功能描述:
89S9310FS 制造商: 功能描述: 制造商:undefined 功能描述:
89SF1604G3N 制造商:Integrated Device Technology Inc 功能描述:FLASH NVRAM CTL - Boxed Product (Development Kits)