- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄18712 > 83336-00 (Peregrine Semiconductor)KIT EVAL FOR 83336 PLL INTEGER-N PDF資料下載
參數(shù)資料
| 型號： | 83336-00 |
| 廠商： | Peregrine Semiconductor |
| 文件頁數(shù)： | 12/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | KIT EVAL FOR 83336 PLL INTEGER-N |
| 標準包裝： | 1 |
| 系列： | UltraCMOS™ |
| 類型： | 整數(shù) N/PLL |
| 頻率： | 3GHz |
| 適用于相關(guān)產(chǎn)品： | PE83336 |
| 已供物品： | 板 |
| 其它名稱： | 83336-0 83336-0-ND PE83336EK |
Product Specification
PE83336
Page 9 of 12
Document No. 70-0137-05 │ www.psemi.com
2010-2012 Peregrine Semiconductor Corp. All rights reserved.
While the E_WR input is “high” and the S_WR input
is “l(fā)ow”, serial input data (Sdata input), B0 to B7, are
clocked serially into the enhancement register on
the rising edge of Sclk, MSB (B0) first. The
enhancement register is double buffered to prevent
inadvertent control changes during serial loading,
with buffer capture of the serially entered data
performed on the falling edge of E_WR according to
the timing diagram shown in Figure 6. After the
falling edge of E_WR, the data provide control bits
as shown in Table 8 with bit functionality enabled by
asserting the
Enh input “l(fā)ow”.
Direct Interface Mode
Direct Interface Mode is selected by setting the
Bmode input “high”.
Counter control bits are set directly at the pins as
shown in Table 8. In Direct Interface Mode, main
counter inputs M7 and M8, and R Counter inputs
R4 and R5 are internally forced low (“0”).
MSB (first in)
(last in) LSB
Table 7. Primary Register Programming
Table 8. Enhancement Register Programming
*Serial data clocked serially on Sclk rising edge while E_WR “l(fā)ow” and captured in secondary register on S_WR rising edge.
*Serial data clocked serially on Sclk rising edge while E_WR “high” and captured in the double buffer on E_WR falling edge.
MSB (first in)
(last in) LSB
Interface
Mode
Enh
Bmode Smode
R5
R4
M8
M7
Pre_en M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
Parallel
1
0
M2_WR rising edge load
M1_WR rising edge load
A_WR rising edge load
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
1
0
1
B0
B1
B2
B3
B4
B5
B6
B7
B8
B9
B10
B11
B12
B13
B14
B15
B16
B17
B18
B19
Direct
1
X
0
Pre_en M6
M5
M4
M3
M2
M1
M0
R3
R2
R1
R0
A3
A2
A1
A0
Interface
Mode
Enh
Bmode
Smode
Reserved
Power
down
Counter
load
MSEL
output
Prescaler
output
fc, fp
OE
Parallel
0
X
0
E_WR rising edge load
D7
D6
D5
D4
D3
D2
D1
D0
Serial*
0
X
1
B0
B1
B2
B3
B4
B5
B6
B7
Peregrine products are protected under one or more of the following U.S. Patents: http://patents.psemi.com
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 2652A | SPECTRUM ANALYZER W/TRACK 3.3GHZ |
| AS3932 DK | BOARD SYSTEM AS3932 RX/TX |
| AS3932 DB | BOARD DEMO AS3932 RX/TX |
| HF6065 V4 | ANALYZER RF SPECTRUM HH 6GHZ |
| SPECTRAN HF4060 | ANALYZER RF SPECTRUM HH 6GHZ |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 83336-00000850-01 | 制造商:Honeywell Sensing and Control 功能描述:83336-00000850-01 Vehicle Control (Hobbs) 制造商:Honeywell Sensing and Control / Hobbs 功能描述:83336-00000850-01 Vehicle Control (Hobbs) |
| 83336-21 | 制造商:Peregrine Semiconductor 功能描述:PHASE-LOCK-LOOP (PLL) |
| 83336-22 | 功能描述:IC PLL INTEGER-N 3GHZ 44CQFJ RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:UltraCMOS™ 標準包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| 83336E 009100 | 功能描述:多芯電纜 18AWG 3C SHIELD 100ft SPOOL WHITE RoHS:否 制造商:Alpha Wire 導體數(shù)量:3 線規(guī) - 美國線規(guī)（AWG）:16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control |
| 83336E 0091000 | 功能描述:多芯電纜 18AWG 3C SHIELD 1000ft SPOOL WHITE RoHS:否 制造商:Alpha Wire 導體數(shù)量:3 線規(guī) - 美國線規(guī)（AWG）:16 絞合:19 x 29 屏蔽:Shielded 長度:100 ft 電壓額定值:600 V 外殼材料:Polytetrafluoroethylene (PTFE) 絕緣材料:Polytetrafluoroethylene (PTFE) 類型:Communication and Control |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。