- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376465 > 80-0206-R (Electronic Theatre Controls, Inc.) Speech Recognition Processor PDF資料下載
參數(shù)資料
| 型號： | 80-0206-R |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Speech Recognition Processor |
| 中文描述： | 語音識別處理器 |
| 文件頁數(shù)： | 22/49頁 |
| 文件大?。?/td> | 527K |
| 代理商： | 80-0206-R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
RSC-4128
Data Sheet
22
P/N 80-0206-R
2006 Sensory Inc.
Prescaler value
0000
0001
0010
0011
0100
0101
0110
0111
Divisor
1
2
4
8
16
32
64
128
Prescaler value
1000
1001
1010
1011
1100
1101
1110
1111
Divisor
256
512
1024
2048
4096
8192
16384
32768
The resolution of T1 and T3 is 8 bits, but the range is 23 bits. The longest interval that can be timed by T1 or T3 is
2^15*256 clocks = 9.3 seconds.
The 4-bit prescaler for T1 is in the Clock Extensions Register, (register D6.Bits[3:0]). The 4-bit prescaler for T3 is in
the Timer3 Control Register (register D9.Bits[3:0]).
In addition to its timing capability, T3 can also be configured as a counter of external events. In this configuration it
uses either the rising or falling edge of a signal applied to I/O pin P0.1. The selected transition is internally
synchronized to CLK1. The maximum external count rate for T3 is 447KHz.
The Timer3 Control Register contains the counting/timing options for T3. The register is write-only. Bits[6:4] provide
configuration control.
Bit6
Bit5
Bit4
timer source
Configuration
x
0
1
0
1
0
0
0
1
1
0
1
1
x
x
T3CLK
T3CLK
T3CLK
P0.1
P0.1
timer
timer gated by P0.1 LOW
timer gated by P0.1 HIGH
count P0.1 events, rising edge
count P0.1 events, falling edge
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3:0
0: disable T3 and prescaler from counting/timing
1: enable T3
cleared by reset.
0: use rising edge for external event counting
use LOW state on pin P0.1 for timer gating
1: use falling edge for external event counting
use HIGH state on pin P0.1 for timer gating
cleared by reset
0: use internal T3CLK for source (timing)
1: use external events on pin P0.1 for source (counting)
cleared by reset
0: normal operation
1: T3 is gated by pin P0.1 according to Bit6
cleared by reset.
Encoded prescaler for T3. (See prescaler table above).
cleared by reset.
T1 and T3 can generate interrupts upon overflow by setting register FD.Bit0=1 and Bit4=1, respectively. (see
“Interrupts” section)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 80-0207-A | Speech And Music Processor |
| 80-0208-B | Speech And Music Processor |
| 80-0209-A | Speech And Music Processor |
| 80-0210-C | Speech And Music Processor |
| 80-0211-C | Speech And Music Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 80-0207-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Speech And Music Processor |
| 80-0208-B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Speech And Music Processor |
| 800209-000 | 制造商:TE Connectivity 功能描述:55A0141-20-3/5/6/9 - Cable Rools/Shrink Tubing |
| 80-0209-A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Speech And Music Processor |
| 80020D | 功能描述:SCRDR DUAL MAT MAG KEY TP 3/8"X1 制造商:apex tool group 系列:* 零件狀態(tài):在售 標準包裝:6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。