- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382827 > 79RC32K438266BB (INTEGRATED DEVICE TECHNOLOGY INC) IDTTM InterpriseTM Integrated Communications Processor PDF資料下載
參數(shù)資料
| 型號： | 79RC32K438266BB |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | IDTTM InterpriseTM Integrated Communications Processor |
| 中文描述： | 32-BIT, 266 MHz, RISC PROCESSOR, PBGA416 |
| 封裝： | 27 X 27 MM, PLASTIC, BGA-416 |
| 文件頁數(shù)： | 2/59頁 |
| 文件大?。?/td> | 644K |
| 代理商： | 79RC32K438266BB |
第1頁當前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
2 of 59
May 25, 2004
IDT 79RC32438
◆
DMA Controller
–
10 DMA channels: two channels for PCI (PCI to Memory and
Memory to PCI), two for each Ethernet interface, two channels
for memory to memory operations, two channels for external
operations
–
Provides flexible descriptor based operation
–
Supports unaligned transfers (i.e., source or destination
address may be on any byte boundary) with arbitrary byte
length.
◆
Two Ethernet Interfaces
–
10 and 100 Mb/s ISO/IEC 8802-3:1996 compliant
–
Two IEEE 802.3u compatible Media Independent Interfaces
(MII) with serial management interface
–
MII supports IEEE 802.3u auto-negotiation speed selection
–
Supports 64 entry hash table based multicast address filtering
–
512 byte transmit and receive FIFOs
–
Supports flow control functions outlined in IEEE Std. 802.3x-
1997
◆
Universal Asynchronous Receiver Transmitter (UART)
–
Compatible with the 16550 and 16450 UARTs
–
Two completely separate serial channels
–
Modem control functions (CTS, RTS, DSR, DTR, RI, DCD)
–
16-byte transmit and receive buffers
–
Programmable baud rate generator derived from the system
clock
–
Fully programmable serial characteristics:
–
5, 6, 7, or 8 bit characters
–
Even, odd or no parity bit generation and detection
–
1, 1-1/2 or 2 stop bit generation
–
Line break generation and detection
–
False start bit detection
–
Internal loopback mode
◆
I
2
C-Bus
–
Supports standard 100 Kbps mode as well as 400 Kbps fast
mode
–
Supports 7-bit and 10-bit addressing
–
Supports four modes: master transmitter, master receiver,
slave transmitter, slave receiver
◆
Additional General Purpose Peripherals
–
Two 16550-compatible serial ports
–
Interrupt controller
–
System integrity functions
–
General purpose I/O controller
–
Serial peripheral interface (SPI)
◆
On-chip Memory
–
4KB of high speed SRAM organized as 1K x 32 bits
–
Supports burst and non-burst byte, halfword, triple-byte, and
word CPU, PCI, and DMA accesses
◆
Debug Support
–
Rev. 2.6 compliant EJTAG Interface
Device Overview
The RC32438 is a member of the IDT Interprise family of PCI
integrated communications processors. It incorporates a high perfor-
mance CPU core and a number of on-chip peripherals. The integrated
processor is designed to transfer information from I/O modules to main
memory with minimal CPU intervention using a highly sophisticated
direct memory access (DMA) engine. All data transfers through the
RC32438 are achieved by writing data from an on-chip I/O peripheral to
main memory and then out to another I/O module.
CPU Execution Core
The 32-bit CPU core is 100% compatible with the MIPS32 instruction
set architecture (ISA).
Specifically, this device features the 4Kc CPU core developed by
MIPS Technologies Inc. (www.mips.com). This core issues a single
instruction per cycle, includes a five stage pipeline, and is optimized for
applications that require integer arithmetic. The CPU core includes 16
KB instruction and 16 KB data caches. Both caches are 4-way set asso-
ciative and can be locked on a per line basis, which allows the
programmer control over this precious on-chip memory resource. The
core also features a memory management unit (MMU). The CPU core
also incorporates an enhanced joint test access group (EJTAG) inter-
face that is used to interface to in-circuit emulator tools, providing
access to internal registers and enabling the part to be controlled exter-
nally, simplifying the system debug process. The use of this core allows
IDT's customers to leverage the broad range of software and develop-
ment tools available for the MIPS architecture, including operating
systems, compilers, and in-circuit emulators.
Double Data Rate Memory Controller
The RC32438 incorporates a high performance double data rate
(DDR) memory controller which supports both x16 and x32 memory
configurations up to 2GB. This module provides all of the signals
required to interface to both memory modules and discrete devices,
including two chip selects, differential clocking outputs and data strobes.
Memory and I/O Controller
The RC32438 uses a dedicated local memory/IO controller including
a de-multiplexed 16-bit data and 26-bit address bus. It includes all of the
signals required to interface directly to as many as six Intel or Motorola-
style external peripherals, and the interface can be configured to
support both 8-bit and 16-bit peripherals.
DMA Controller
The DMA controller consists of 10 independent DMA channels, all of
which operate in exactly the same manner. The DMA controller off-loads
the CPU core from moving data among the on-chip interfaces, external
peripherals, and memory. The controller supports scatter/gather DMA
with no alignment restrictions, appropriate for communications and
graphics systems.
PCI Interface
The PCI interface on the RC32438 is compatible with version 2.2 of
the PCI specification. An on-chip arbiter supports up to six external bus
masters, supporting both fixed priority and rotating priority arbitration
schemes. The part can support both satellite and host PCI configura-
tions, enabling the RC32438 to act as a slave controller for a PCI add-in
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 79RC32K438266BBI | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32K438300BB | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32K438300BBI | IDTTM InterpriseTM Integrated Communications Processor |
| 79RC5000 | MULTI-ISSUE 64-BIT MICROPROCESSOR |
| 79RC64574 | Advanced 64-bit Microprocessors Product Family |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 79RC32K438-266BB | 功能描述:處理器 - 專門應用 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| 79RC32K438-266BBG | 功能描述:處理器 - 專門應用 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| 79RC32K438-266BBGI | 功能描述:處理器 - 專門應用 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
| 79RC32K438266BBI | 制造商:IDT 制造商全稱:Integrated Device Technology 功能描述:IDTTM InterpriseTM Integrated Communications Processor |
| 79RC32K438-266BBI | 功能描述:處理器 - 專門應用 RoHS:否 制造商:Freescale Semiconductor 類型:Multimedia Applications 核心:ARM Cortex A9 處理器系列:i.MX6 數(shù)據(jù)總線寬度:32 bit 最大時鐘頻率:1 GHz 指令/數(shù)據(jù)緩存: 數(shù)據(jù) RAM 大小:128 KB 數(shù)據(jù) ROM 大小: 工作電源電壓: 最大工作溫度:+ 95 C 安裝風格:SMD/SMT 封裝 / 箱體:MAPBGA-432 |
發(fā)布緊急采購，3分鐘左右您將得到回復。