- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360499 > 74LVC646A (NXP Semiconductors N.V.) Octal bus transceiver/register (3-State)(八通道總線收發(fā)器/寄存器（三態(tài)）) PDF資料下載
參數(shù)資料
| 型號： | 74LVC646A |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Octal bus transceiver/register (3-State)(八通道總線收發(fā)器/寄存器（三態(tài)）) |
| 中文描述： | 八路總線收發(fā)器/寄存器（3態(tài)）（八通道總線收發(fā)器/寄存器（三態(tài)）） |
| 文件頁數(shù)： | 3/16頁 |
| 文件大?。?/td> | 138K |
| 代理商： | 74LVC646A |
Philips Semiconductors
Product specification
74LVC646A
Octal bus transceiver/register (3-State)
1998 Jul 29
3
PIN CONFIGURATION
SV00766
1
2
3
4
5
6
7
8
9
10
11
12
CPAB
SAB
DIR
A0
A1
A2
A3
A4
A5
A6
A7
GND
VCC
CPBA
SBA
OE
B0
B1
B2
B3
B4
B5
B6
B7
24
23
22
21
20
19
18
17
16
15
14
13
PIN DESCRIPTION
PIN NUMBER
SYMBOL
FUNCTION
1
CP
AB
‘A’ to ‘B’ clock input
(LOW-to-HIGH, edge-triggered)
2
S
AB
DIR
Select ‘A’ to ‘B’ source input
3
Direction control input
4, 5, 6, 7, 8,
9, 10, 11
A
0
to A
7
‘A’ data inputs/outputs
12
GND
Ground (0V)
20, 19, 18, 17,
16, 15, 14, 13
B
0
to B
7
‘B’ data inputs/outputs
21
OE
Output enable input (active LOW)
22
S
BA
Select ‘B’ to ‘A’ source input
23
CP
BA
‘B’ to ‘A’ clock input
(LOW-to-HIGH, edge-triggered)
24
V
CC
Positive supply voltage
FUNCTION TABLE
INPUTS
DATA I/O *
FUNCTION
OE
DIR
CP
AB
↑
X
CP
BA
X
↑
↑
H or L
S
AB
X
X
S
BA
X
X
A
0
to A
7
input
un *
B
0
to B
7
un *
input
X
X
X
X
store A, B unspecified *
store B, A unspecified *
H
H
X
X
↑
H or L
X
X
X
X
input
input
store A and B data,
isolation hold storage
L
L
L
L
X
X
X
H or L
X
X
L
H
output
input
real-time B data to A bus
stored B data to A bus
L
L
H
H
X
H or L
X
X
L
H
X
X
input
output
real-time A data to B bus
stored A data to B bus
*
The data output functions may be enabled or disabled by
various signals at the OE and DIR inputs. Data input
functions are always enabled, i.e., data at the bus inputs will
be stored on every LOW-to-HIGH transition on the clock
inputs.
un
= unspecified
H
= HIGH voltage level
L
= LOW voltage level
X
= Don’t care
↑
= LOW-to-HIGH level transition
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVC652 | Octal bus transceiver/register with dual enable (3-State)(帶雙使能的八總線收發(fā)器/寄存器（三態(tài)）) |
| 74LVC652DB | Octal transceiver/register with dual enable 3-State |
| 74LVC652D | Octal Edge-Triggered D-Type Flip-Flops With 3-State Outputs 20-SSOP -40 to 85 |
| 74LVC652PW | Octal transceiver/register with dual enable 3-State |
| 74LVC74A | Dual D-type flip-flop with set and reset; positive-edge trigger |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC646AD | 功能描述:總線收發(fā)器 OCTAL BUS INTERFACE TRANS/REG RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVC646AD,112 | 功能描述:總線收發(fā)器 OCTAL BUS INTERFACE RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVC646AD,118 | 功能描述:總線收發(fā)器 OCTAL BUS INTERFACE RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVC646ADB | 功能描述:總線收發(fā)器 OCTAL BUS INTERFACE TRANS/REG RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74LVC646ADB,112 | 功能描述:總線收發(fā)器 OCTAL BUS INTERFACE RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。