- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360499 > 74LVC573 (NXP Semiconductors N.V.) Octal D-type transparent latch with 5-volt tolerant inputs/outputs 3-State PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LVC573 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Octal D-type transparent latch with 5-volt tolerant inputs/outputs 3-State |
| 中文描述： | 八路D型透明鎖存5伏/輸出三態(tài)耐壓輸入 |
| 文件頁數(shù)： | 2/12頁 |
| 文件大小： | 102K |
| 代理商： | 74LVC573 |
Philips Semiconductors
Product specification
74LVC573A
Octal D-type transparent latch with 5-volt
tolerant inputs/outputs (3-State)
2
1998 Jul 29
853-1862 19804
FEATURES
5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
Supply voltage range of 2.7V to 3.6V
Complies with JEDEC standard no. 8-1A
Inputs accept voltages up to 5.5V
CMOS low power consumption
Direct interface with TTL levels
High impedance when V
CC
= 0V
Flow-through pin-out architecture
DESCRIPTION
The 74LVC573A is a high-performance, low-power, low-voltage,
Si-gate CMOS device, superior to most advanced CMOS
compatible TTL families.
Inputs can be driven from either 3.3V or 5V devices. In 3-State
operation, outputs can handle 5V. This feature allows the use of
these devices as translators in a mixed 3.3V/5V environment.
The 74LVC573A is an octal D-type transparent latch featuring
separate D-type inputs for each latch and 3-State outputs for
bus-oriented applications. A latch enable (LE) input and an output
enable (OE) input are common to all internal latches.
The ’573A’ consists of eight D-type transparent latches with 3-State
true outputs. When LE is HIGH, data at the D
n
inputs enters the
latches. In this condition, the latches are transparent, i.e. a latch
output will change each time its corresponding D-input changes.
When LE is LOW, the latches store the information that was present
at the D-inputs one setup time preceding the HIGH-to-LOW
transition of LE. When OE is LOW, the contents of the eight latches
are available at the outputs. When OE is HIGH, the outputs go to the
high impedance OFF-state. Operation of the OE input does not
affect the state of the latches.
The ’573A’ is functionally identical to the ’373A’, but the ’373A’ has a
different pin arrangement.
QUICK REFERENCE DATA
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
t
PHL
/t
PLH
Propagation delay
D
n
to Q
n;
LE to Q
n
Input capacitance
C
L
= 50pF
V
CC
= 3.3V
4.3
4.6
ns
C
I
C
PD
NOTE:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in W):
P
D
= C
PD
x V
CC2
x f
i
+ (C
L
x V
CC2
x f
o
) where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
(C
L
x V
CC2
x f
o
) = sum of outputs.
2. The condition is V
I
= GND to V
CC
5.0
pF
Power dissipation capacitance per latch
Notes 1 and 2
20
pF
ORDERING INFORMATION
PACKAGES
TEMPERATURE
RANGE
OUTSIDE
NORTH AMERICA
NORTH AMERICA
PKG. DWG. #
20-Pin Plastic Shrink Small Outline (SO)
–40
°
C to +85
°
C
74LVC573A D
74LVC573A D
SOT163-1
20-Pin Plastic Shrink Small Outline (SSOP) Type II
–40
°
C to +85
°
C
74LVC573A DB
74LVC573A DB
SOT339-1
20-Pin Plastic Thin Shrink Small Outline (TSSOP) Type I
–40
°
C to +85
°
C
74LVC573A PW
7LVC573APW DH
SOT360-1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LVC574A | Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger 3-State |
| 74LVC623A | Octal transceiver with dual enable(3-State)(帶雙端使能的八收發(fā)器（三態(tài)）) |
| 74LVC646A | Octal bus transceiver/register (3-State)(八通道總線收發(fā)器/寄存器（三態(tài)）) |
| 74LVC652 | Octal bus transceiver/register with dual enable (3-State)(帶雙使能的八總線收發(fā)器/寄存器（三態(tài)）) |
| 74LVC652DB | Octal transceiver/register with dual enable 3-State |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LVC573A | 制造商:NXP Semiconductors 功能描述: |
| 74LVC573ABQ | 制造商:NXP Semiconductors 功能描述:IC OCT D-TYPE LATCH 3-ST DHVQFN20 制造商:NXP Semiconductors 功能描述:IC, OCT D-TYPE LATCH, 3-ST, DHVQFN20 制造商:NXP Semiconductors 功能描述:IC, OCT D-TYPE LATCH, 3-ST, DHVQFN20, Latch Type:D Type Transparent, Output Curr |
| 74LVC573ABQ,115 | 功能描述:閉鎖 OCTAL D-TYPE TRANS RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LVC573ABQ-G | 功能描述:閉鎖 OCTAL D-TYPE TRANS LATCH RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時(shí)間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
| 74LVC573ABQ-Q100X | 制造商:NXP Semiconductors 功能描述:Latch Transparent 3-ST 8-CH D-Type 20-Pin DHVQFN EP T/R 制造商:NXP Semiconductors 功能描述:74LVC573ABQ-Q100/DHVQFN20/REEL - Tape and Reel 制造商:NXP Semiconductors 功能描述:IC TRANSPARENT LATCH 20DHVQFN |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。