- 您現在的位置：買賣IC網 > PDF目錄360497 > 74LVC109 (NXP Semiconductors N.V.) Dual JK flip-flop with set and reset; positive-edge trigger PDF資料下載
參數資料
| 型號： | 74LVC109 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Dual JK flip-flop with set and reset; positive-edge trigger |
| 中文描述： | 雙JK觸發(fā)器設置和復位觸發(fā)器，積極邊緣觸發(fā) |
| 文件頁數： | 6/10頁 |
| 文件大小： | 103K |
| 代理商： | 74LVC109 |
Philips Semiconductors
Product specification
74LVC109
Dual JK flip-flop with set and reset; positive-edge trigger
1998 Apr 28
6
AC WAVEFORMS
V
M
= 1.5 V at V
CC
≥
2.7 V; V
M
= 0.5
×
V
CC
at V
CC
< 2.7 V.
V
OL
and V
OH
are the typical output voltage drop that occur with the output load.
The shaded areas indicate when the input is permitted to change
for predictable output performance.
SV00522
1/fmax
th
th
tPLH
tPHL
tPLH
tPHL
tW
tsu
tsu
VM
VM
VM
VM
nJ, nK
INPUT
GND
nCP
INPUT
GND
nQ
OUTPUT
VI
VI
VOH
VOH
nQ
OUTPUT
VOL
VOL
Figure 1. Clock (nCP) to output (nQ, nQ) propagation delays,
the clock pulse width, the nJ and nK to nCP set-up,
the nCP to nJ, nK hold times
and the maximum clock pulse frequency.
SV00523
t
W
t
W
t
PLH
t
PHL
t
rem
V
M
V
M
V
M
V
M
V
M
nS
D
INPUT
GND
nR
D
INPUT
GND
nCP
INPUT
GND
nQ
OUTPUT
V
OH
nQ
V
l
V
l
V
l
V
OH
V
OL
V
OL
OUTPUT
t
rem
t
PLH
t
PHL
Figure 2. Set (nS
D
) and reset (nR
D
) input to output (nQ, nQ)
propagation delays, the set and reset pulse widths
and the nR
D
, nS
D
to nCP removal time.
TEST CIRCUIT
V
M
V
M
t
W
NEGATIVE
PULSE
10%
10%
90%
90%
0V
V
M
V
M
t
W
V
I
POSITIVE
PULSE
90%
90%
10%
10%
0V
t
THL
(t
f
)
t
TLH
(t
r
)
t
THL
(t
f
)
t
TLH
(t
r
)
V
M
= 1.5V
Input Pulse Definition
SWITCH POSITION
PULSE
GENERATOR
R
T
V
l
D.U.T.
V
O
C
L
R
L
V
cc
R
L
Test Circuit for Outputs
Open
GND
S
1
DEFINITIONS
V
CC
V
I
< 2.7V
2.7–3.6V
≥
4.5 V
V
CC
2.7V
V
CC
TEST
S
1
t
PLH/
t
PHL
Open
R
L
= Load resistor; see AC CHARACTERISTICS for value.
C
= Load capacitance includes jig and probe capacitance:
See AC CHARACTERISTICS for value.
R
= Termination resistance should be equal to Z
OUT
of
pulse generators.
V
I
SV00904
2
V
CC
Figure 3. Load circuitry for switching times.
相關PDF資料 |
PDF描述 |
|---|---|
| 74LVC109PWDH | Dual JK flip-flop with set and reset; positive-edge trigger |
| 74LVC10A | Octal Bus Transceivers With 3-State Outputs 20-TSSOP -40 to 85 |
| 74LVC10APWDH | Triple 3-input NAND gate |
| 74LVC10 | Triple 3-input NAND gate |
| 74LVC10DB | Triple 3-input NAND gate |
相關代理商/技術參數 |
參數描述 |
|---|---|
| 74LVC109ASO | 制造商:Integrated Device Technology Inc 功能描述:74LVC109ASO - Bulk |
| 74LVC109AXTDC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述: |
| 74LVC109AXTPY | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Integrated Device Technology Inc 功能描述: |
| 74LVC109D | 制造商:NXP Semiconductors 功能描述:Flip Flop JK# -Type Pos-Edge 2-Element 16-Pin SO |
| 74LVC109D,112 | 功能描述:觸發(fā)器 3.3V DUAL JK SET RESET POS RoHS:否 制造商:Texas Instruments 電路數量:2 邏輯系列:SN74 邏輯類型:D-Type Flip-Flop 極性:Inverting, Non-Inverting 輸入類型:CMOS 輸出類型: 傳播延遲時間:4.4 ns 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:X2SON-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。