型號(hào): | 74LV109DB |
廠商: | NXP SEMICONDUCTORS |
元件分類: | 通用總線功能 |
英文描述: | Dual JK flip-flop with set and reset; positive-edge trigger |
中文描述: | LV/LV-A/LVX/H SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 |
文件頁(yè)數(shù): | 1/12頁(yè) |
文件大小: | 124K |
代理商: | 74LV109DB |
相關(guān)PDF資料 |
PDF描述 |
---|---|
74LV109N | CMOS/TTL Compatible |
74LV109PW | Dual JK flip-flop with set and reset; positive-edge trigger |
74LV109PWDH | Dual JK flip-flop with set and reset; positive-edge trigger |
74LV10PW | Triple 3-input NAND gate |
74LV10PWDH | Triple 3-input NAND gate |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
---|---|
74LV109DB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop |
74LV109D-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop |
74LV109N | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual JK flip-flop with set and reset; positive-edge trigger |
74LV109PW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual JK flip-flop with set and reset; positive-edge trigger |
74LV109PWDH | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual JK flip-flop with set and reset; positive-edge trigger |