- 您現(xiàn)在的位置：買(mǎi)賣IC網(wǎng) > PDF目錄360484 > 74LV107D (NXP SEMICONDUCTORS) CMOS/TTL Compatible PDF資料下載
參數(shù)資料
| 型號(hào)： | 74LV107D |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 通用總線功能 |
| 英文描述： | CMOS/TTL Compatible |
| 中文描述： | LV/LV-A/LVX/H SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14 |
| 封裝： | 3.90 MM, PLASTIC, MS-012AB, SOT-108-1, SO-14 |
| 文件頁(yè)數(shù)： | 5/12頁(yè) |
| 文件大?。?/td> | 121K |
| 代理商： | 74LV107D |
Philips Semiconductors
Product specification
74LV107
Dual JK flip-flop with reset; negative-edge trigger
1998 Apr 20
5
DC ELECTRICAL CHARACTERISTICS
Over recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
LIMITS
SYMBOL
PARAMETER
TEST CONDITIONS
-40
°
C to +85
°
C
TYP
1
-40
°
C to +125
°
C
MIN
0.9
1.4
2.0
0.7
V
CC
UNIT
MIN
0.9
1.4
2.0
MAX
MAX
V
CC
= 1.2 V
V
CC
= 2.0 V
V
CC
= 2.7 to 3.6 V
V
CC
= 4.5 to 5.5 V
V
CC
= 1.2 V
V
CC
= 2.0 V
V
CC
= 2.7 to 3.6 V
V
CC
= 4.5 to 5.5
V
CC
= 1.2 V; V
I
= V
IH
or V
IL;
–I
O
= 100
μ
A
V
CC
= 2.0 V; V
I
= V
IH
or V
IL;
–I
O
= 100
μ
A
V
CC
= 2.7 V; V
I
= V
IH
or V
IL;
–I
O
= 100
μ
A
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
–I
O
= 100
μ
A
V
CC
= 4.5 V; V
I
= V
IH
or V
IL;
–I
O
= 100
μ
A
V
IH
HIGH level Input
voltage
V
0.7
V
CC
0.3
0.6
0.8
0.3
0.6
0.8
V
IL
LOW level Input
voltage
V
0.3
V
CC
0.3
V
CC
1.2
2.0
2.7
3.0
4.5
HIGH level output
voltage; all outputs
voltage all out uts
1.8
2.5
2.8
4.3
1.8
2.5
2.8
4.3
V
OH
V
V
OH
HIGH level output
voltage;
STANDARD
outputs
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
–I
O
= 6mA
2.40
2.82
2.20
V
V
CC
= 4.5 V; V
I
= V
IH
or V
IL;
–I
O
= 12mA
3.60
4.20
3.50
V
CC
= 1.2 V; V
I
= V
IH
or V
IL;
I
O
= 100
μ
A
V
CC
= 2.0 V; V
I
= V
IH
or V
IL;
I
O
= 100
μ
A
V
CC
= 2.7 V; V
I
= V
IH
or V
IL;
I
O
= 100
μ
A
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
I
O
= 100
μ
A
V
CC
= 4.5 V; V
I
= V
IH
or V
IL;
I
O
= 100
μ
A
0
0
0
0
0
LOW level output
voltage; all outputs
voltage all out uts
0.2
0.2
0.2
0.2
0.2
0.2
0.2
0.2
V
OL
V
V
OL
LOW level output
voltag
STANDARD
outputs
V
CC
= 3.0 V; V
I
= V
IH
or V
IL;
I
O
= 6mA
0.25
0.40
0.50
V
V
CC
= 4.5 V; V
I
= V
IH
or V
IL;
I
O
= 12mA
0.35
0.55
0.65
I
I
Input leakage
current
Quiescent supply
current; flip-flops
Additional
quiescent supply
current per input
V
CC
= 5.5 V; V
I
= V
CC
or GND
1.0
1.0
μ
A
I
CC
V
CC
= 5.5V; V
I
= V
CC
or GND; I
O
= 0
20.0
80
μ
A
I
CC
V
CC
= 2.7 V to 3.6 V; V
I
= V
CC
– 0.6 V
500
850
μ
A
NOTE:
1. All typical values are measured at T
amb
= 25
°
C.
AC CHARACTERISTICS
GND = 0V; t
r
= t
f
≤
2.5ns; C
L
= 50pF; R
L
= 1K
CONDITION
LIMITS
SYMBOL
PARAMETER
WAVEFORM
–40 to +85
°
C
TYP
1
95
32
24
18
2
–40 to +125
°
C
MIN
UNIT
V
CC
(V)
1.2
2.0
2.7
3.0 to 3.6
4.5 to 5.5
MIN
MAX
MAX
Propagation delay
nCP to nQ, nQ
44
33
26
22
56
41
33
28
t
PHL
/t
PLH
Figures 1, 2
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LV107DB | CMOS |
| 74LV107N | Dual JK flip-flop with reset; negative-edge trigger |
| 74LV107PW | CLP SINE |
| 74LV107PWDH | CLP SINE |
| 74LV109 | Dual JK flip-flop with set and reset; positive-edge trigger |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LV107DB | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual JK flip-flop with reset; negative-edge trigger |
| 74LV107DB-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop |
| 74LV107D-T | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:J-K-Type Flip-Flop |
| 74LV107N | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual JK flip-flop with reset; negative-edge trigger |
| 74LV107PW | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual JK flip-flop with reset; negative-edge trigger |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。