參數(shù)資料
型號: 74LS848
廠商: Motorola, Inc.
英文描述: 8-INPUT PRIORITY ENCODERS WITH 3-STATE OUTPUTS
中文描述: 8 - 3輸入優(yōu)先編碼器態(tài)輸出
文件頁數(shù): 1/6頁
文件大小: 216K
代理商: 74LS848
5-499
FAST AND LS TTL DATA
8-INPUT PRIORITY ENCODERS
WITH 3-STATE OUTPUTS
The SN54/74LS348 and the SN54/74LS848 are eight input priority encod-
ers which provide the 8-line to 3-line function.
The outputs (A0–A2) and inputs (0–7) are active low. The active low input
which has the highest priority (input 7 has the highest) is represented on the
outputs (output A0 is the lowest bit). An example would be if inputs 1, 2 and 4
were low, then a binary 4 would be represented on the outputs.
The GS (Group Signal) output is active low when any of the inputs are low. It
serves to indicate when any of the inputs are active.
A0, A1 and A2 are three-state outputs. This allows for up to 64 line expan-
sion without the need for special external circuitry.
A logical one on the Enable Input (EI) forces A0, A1 ared A2 to the disabled
state and outputs GS and EO to the high state. A high on all data inputs (0–7)
together with a low on the EI input disables outputs A0, A1, and A2 and forces
output GS to the high state and output EO to the low state.
Use of the EI input in conjunction with the EO output provides for the capa-
bility of having priority encoding of n input signals.
The LS848 has special internal circuitry providing for a greatly reduced neg-
ative going glitch on the GS (Group Signal) output and on a reduced tendency
for the A0, A1 and A2 outputs to become momentarily enabled. Both of these
occurrences happen when the EI input goes from a logical one to a logical zero
and all data inputs (0–7) are held at logical ones. The internal glitch reduction
circuitry does add an additional fan-in of one on all data inputs (compared to
that of the LS348).
FUNCTION TABLE
INPUTS
OUTPUTS
EI
0
1
2
3
4
5
6
7
A2
A1
A0
GS
EO
H
L
L
L
L
L
L
L
L
L
X
H H H H H H H H
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
X
L
X
X
L
H H H H H
X
L
H H H H H H
L
H H H H H H H
X
X
X
X
X
X
X
Z
Z
L
L
L
L
H
H
H
H
Z
Z
L
L
H
H
L
L
H
H
Z
Z
L
H
L
H
L
H
L
H
H
H
L
L
L
L
L
L
L
L
H
L
H
H
H
H
H
H
H
H
X
X
X
L
H H H H
X
X
L
H H H
X
L
H H
L
H
SN54/74LS348
SN54/74LS848
8-INPUT PRIORITY ENCODERS
WITH 3-STATE OUTPUTS
LOW POWER SCHOTTKY
ORDERING INFORMATION
SN54LSXXXJ
SN74LSXXXN
SN74LSXXXD
Ceramic
Plastic
SOIC
J SUFFIX
CERAMIC
CASE 620-09
N SUFFIX
PLASTIC
CASE 648-08
16
1
16
1
16
1
D SUFFIX
SOIC
CASE 751B-03
H = HIGH Logic Level
L = LOW Logic Level
X = Irrelevant
Z = High Impedance State
相關(guān)PDF資料
PDF描述
74LS352 Dual 4-Line to 1-Line Data Selectors/Multiplexers
74LS40 DUAL 4-INPUT NAND BUFFER
74LS640 OCTAL BUS TRANSCEIVERS
74LS77 4-BIT D LATCH LOW POWER SCHOTTKY
74LS83 4-BIT BINARY FULL ADDER WITH FAST CARRY
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74LS85 制造商:Semiconductors 功能描述:
74LS85 WAF 制造商:Texas Instruments 功能描述:
74LS85DC 制造商:Rochester Electronics LLC 功能描述:- Bulk
74LS85N 制造商: 功能描述: 制造商:undefined 功能描述:
74LS85N 91 制造商:Motorola 功能描述:74LS85N