- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370132 > 74LS197 (Motorola, Inc.) 4-STAGE PRESETTABLE RIPPLE COUNTERS PDF資料下載
參數(shù)資料
| 型號： | 74LS197 |
| 廠商： | Motorola, Inc. |
| 元件分類： | 通用總線功能 |
| 英文描述： | 4-STAGE PRESETTABLE RIPPLE COUNTERS |
| 中文描述： | 4級預(yù)置紋波計(jì)數(shù)器 |
| 文件頁數(shù)： | 5/8頁 |
| 文件大小： | 227K |
| 代理商： | 74LS197 |
5-376
FAST AND LS TTL DATA
SN54/74LS196
SN54/74LS197
AC CHARACTERISTICS
(TA = 25
°
C)
Symbol
Parameter
Limits
Unit
Test Conditions
LS196
LS197
Min
Typ
Max
Min
Typ
Max
fMAX
tPLH
tPHL
Maximum Clock Frequency
30
40
30
40
MHz
CL = 15 pF
CP0 Input to
Q0 Output
8.0
13
15
20
8.0
14
15
21
ns
VCC = 5.0 V
tPLH
tPHL
CP1 Input to
Q1 Output
16
22
24
33
12
23
19
35
ns
tPLH
tPHL
CP1 Input to
Q2 Output
38
41
57
62
34
42
51
63
ns
tPLH
tPHL
CP1 Input to
Q3 Output
12
30
18
45
55
63
78
95
ns
tPLH
tPHL
Data to Output
20
29
30
44
18
29
27
44
ns
tPLH
tPHL
PL Input to
Any Output
27
30
41
45
26
30
39
45
ns
tPHL
MR Input to Any Output
34
51
34
51
ns
AC SETUP REQUIREMENTS
(TA = 25
°
C)
Symbol
Parameter
Limits
Unit
Test Conditions
LS196
LS197
Min
Typ
Max
Min
Typ
Max
tW
tW
tW
tW
ts
ts
th
CP0 Pulse Width
CP1 Pulse Width
PL Pulse Width
20
20
ns
VCC = 5.0 V
30
30
ns
20
20
ns
MR Pulse Width
15
15
ns
Data Input Setup Time — HIGH
10
10
ns
Data Input Setup Time — LOW
15
15
ns
Data Hold Time — HIGH
10
10
ns
th
trec
Data Hold Time — LOW
10
10
ns
Recovery Time
30
30
ns
DEFINITIONS OF TERMS
SETUP TIME (ts) — is defined as the minimum time required
for the correct logic level to be present at the logic input prior to
the clock transition from HIGH to LOW in order to be recog-
nized and transferred to the outputs.
HOLD TIME (th) — is defined as the minimum time following
the clock transition from HIGH to LOW that the logic level must
be maintained at the input in order to ensure continued recog-
nition. A negative HOLD TIME indicates that the correct logic
level may be released prior to the clock transition from HIGH to
LOW and still be recognized.
RECOVERY TIME (trec) — is defined as the minimum time
required between the end of the reset pulse and the clock
transition from HIGH to LOW in order to recognize and transfer
LOW Data to the Q outputs.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74LS221 | LOW POWER SCHOTTKY |
| 74LS221N | LOW POWER SCHOTTKY |
| 74LS221N | DUAL MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS |
| 74LS221 | Dual Non-Retriggerable One-Shot with Clear and Complementary Outputs |
| 74LS260 | DUAL 5-INPUT NOR GATE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74LS197N | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 74LS197PC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Asynchronous Up Counter |
| 74LS20 | 制造商:NTE Electronics 功能描述: 制造商:Semiconductors 功能描述: |
| 74LS20 WAF | 制造商:Texas Instruments 功能描述: |
| 74LS20D | 制造商:North American Philips Discrete Products Div 功能描述:74LS20D |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。