- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360471 > 74HCT40105PW (NXP SEMICONDUCTORS) 8-Bit Parallel-Load Shift Registers 16-SO -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | 74HCT40105PW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | FIFO |
| 英文描述： | 8-Bit Parallel-Load Shift Registers 16-SO -40 to 85 |
| 中文描述： | 16 X 4 OTHER FIFO, 120 ns, PDSO16 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16 |
| 文件頁數(shù)： | 19/25頁 |
| 文件大?。?/td> | 200K |
| 代理商： | 74HCT40105PW |
1998 Jan 23
19
Philips Semiconductors
Product specification
4-bit x 16-word FIFO register
74HC/HCT40105
Fig.22 Waveforms
showing the
functionally and
inter-
communication
between two
FIFOs
(refer to Fig.19).
Note to
Fig.22
Sequence 1 (Both FIFOs empty, starting shift-in process):
After a MR pulse has been applied FIFO
A
and FIFO
B
are
empty. The DOR flags of FIFO
A
and FIFO
B
go LOW due
to no valid data being present at the outputs. The DIR flags
are set HIGH due to the FIFOs being ready to accept data.
SO
B
is held HIGH and two SI
A
pulses are applied (1).
These pulses allow two data words to ripple through to the
output stage of FIFO
A
and to the input stage of FIFO
B
(2).
When data arrives at the output of FIFO
B
, a DOR
B
pulse is
generated (3). When SO
B
goes LOW, the first bit is shifted
out and a second bit ripples through to the output after
which DOR
B
goes HIGH (4).
Sequence 2 (FIFO
B
runs full):
After the MR pulse, a series of 16 SI pulses are applied.
When 16 words are shifted in, DIR
B
remains LOW due to
FIFO
B
being full (5). DOR
A
goes LOW due to FIFO
A
being
empty.
Sequence 3 (FIFO
A
runs full):
When 17 words are shifted in, DOR
A
remains HIGH due to
valid data remaining at the output of FIFO
A
. Q
nA
remains
HIGH, being the polarity of the 17th data word (6). After the
32th SI pulse, DIR remains LOW and both FIFOs are full
(7). Additional pulses have no effect.
Sequence 4 (Both FIFOs full, starting shift-out process):
SI
A
is held HIGH and two SO
B
pulses are applied (8).
These pulses shift out two words and thus allow empty
locations to bubble-up to the input stage of FIFO
B
, and
proceed to FIFO
A
(9). When the first empty location arrives
at the input of FIFO
A
, a DIR
A
pulse is generated (10) and
a new word is shifted into FIFO
A
. SI
A
is made LOW and
now the second empty location reaches the input stage of
FIFO
A
, after which DIR
A
remains HIGH (11).
Sequence 5 (FIFO
A
runs empty):
At the start of sequence 5 FIFO
A
contains 15 valid words
due to two words being shifted out and one word being
shifted in sequence 4. An additional series of SO
B
pulses
are applied. After 15SO
B
pulses, all words from FIFO
A
are
shifted into FIFO
B
. DOR
A
remains LOW (12).
Sequence 6 (FIFO
B
runs empty):
After the next SO
B
pulse, DIR
B
remains HIGH due to the
input stage of FIFO
B
being empty (13). After another 15
SO
B
pulses, DOR
B
remains LOW due to both FIFOs being
empty (14). Additional SO
B
pulses have no effect. The last
word remains available at the output Q
n
.
相關PDF資料 |
PDF描述 |
|---|---|
| 74HC40105 | 4-bit x 16-word FIFO register |
| 74HCT4015 | 8-Bit Parallel-Load Shift Registers 16-SO -40 to 85 |
| 74HC4015 | Dual 4-bit serial-in/parallel-out shift register |
| 74HCT4016 | Quad bilateral switches(四雙向開關) |
| 74HC4016 | Quad bilateral switches |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| 74HCT4015D | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015D,112 | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015D,118 | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015D-T | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015N | 功能描述:計數(shù)器移位寄存器 DUAL 4-BIT SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計數(shù)器類型: 計數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。