- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360471 > 74HCT40105PW (NXP SEMICONDUCTORS) 8-Bit Parallel-Load Shift Registers 16-SO -40 to 85 PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HCT40105PW |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | FIFO |
| 英文描述： | 8-Bit Parallel-Load Shift Registers 16-SO -40 to 85 |
| 中文描述： | 16 X 4 OTHER FIFO, 120 ns, PDSO16 |
| 封裝： | 4.40 MM, PLASTIC, MO-153, SOT-403-1, TSSOP-16 |
| 文件頁數(shù)： | 12/25頁 |
| 文件大?。?/td> | 200K |
| 代理商： | 74HCT40105PW |
1998 Jan 23
12
Philips Semiconductors
Product specification
4-bit x 16-word FIFO register
74HC/HCT40105
Master reset applied with FIFO full
Fig.8
Waveforms showing the MR input to DIR, DOR output
propagation delays and the MR pulse width.
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT : V
M
= 1.3 V; V
I
= GND to 3 V.
Notes to
Fig.8
1.
DIR LOW, output ready HIGH;
assume FIFO is full.
MR pulse HIGH; clears FIFO.
DIR goes HIGH; flag indicates
input prepared for valid data.
DOR drops LOW; flag indicates
FIFO empty.
2.
3.
4.
Shifting out sequence; FIFO full to FIFO empty
Fig.9
Waveforms showing the SO input to DIR output propagation
delay. The SO pulse width and SO maximum pulse frequency.
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT : V
M
= 1.3 V; V
I
= GND to 3 V.
Notes to
Fig.9
1.
DOR HIGH; no data transfer in
progress, valid data is present at
output stage.
SO set HIGH.
SO is set LOW; data in the input
stage is unloaded, and new data
replaces it as empty location
“bubbles-up” to input stage.
DOR drops LOW; output stage
“busy”.
DOR goes HIGH; transfer
process completed, valid data
present at output after the
specified propagation delay.
Repeat process to unloaded the
3rd through to the 16th word from
FIFO.
DOR remains LOW; FIFO is
empty.
2.
3.
4.
5.
6.
7.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HC40105 | 4-bit x 16-word FIFO register |
| 74HCT4015 | 8-Bit Parallel-Load Shift Registers 16-SO -40 to 85 |
| 74HC4015 | Dual 4-bit serial-in/parallel-out shift register |
| 74HCT4016 | Quad bilateral switches(四雙向開關(guān)) |
| 74HC4016 | Quad bilateral switches |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HCT4015D | 功能描述:計(jì)數(shù)器移位寄存器 DUAL 4-BIT SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015D,112 | 功能描述:計(jì)數(shù)器移位寄存器 DUAL 4-BIT SHIFT RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015D,118 | 功能描述:計(jì)數(shù)器移位寄存器 DUAL 4-BIT SHIFT RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015D-T | 功能描述:計(jì)數(shù)器移位寄存器 DUAL 4-BIT SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT4015N | 功能描述:計(jì)數(shù)器移位寄存器 DUAL 4-BIT SHIFT REGISTER RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。