- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360460 > 74HCT297 (NXP Semiconductors N.V.) Digital phase-locked-loop filter PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HCT297 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Digital phase-locked-loop filter |
| 中文描述： | 數(shù)字鎖相環(huán)回路濾波器 |
| 文件頁(yè)數(shù)： | 2/12頁(yè) |
| 文件大?。?/td> | 101K |
| 代理商： | 74HCT297 |
September 1993
2
Philips Semiconductors
Product specification
Digital phase-locked-loop filter
74HC/HCT297
FEATURES
Digital design avoids analog compensation errors
Easily cascadable for higher order loops
Useful frequency range:
– DC to 55 MHz typical (K-clock)
– DC to 35 MHz typical (I/D-clock)
Dynamically variable bandwidth
Very narrow bandwidth attainable
Power-on reset
Output capability: standard/bus driver
I
CC
category: MSI
GENERAL DESCRIPTION
The 74HC/HCT297 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT297 are designed to provide a simple,
cost-effective solution to high-accuracy, digital,
phase-locked-loop applications. These devices contain all
the necessary circuits, with the exception of the
divide-by-n counter, to build first order
phase-locked-loops.
Both EXCLUSIVE-OR (XORPD) and edge-controlled
(ECPD) phase detectors are provided for maximum
flexibility. The input signals for the EXCLUSIVE-OR phase
detector must have a 50% duty factor to obtain the
maximum lock-range.
Proper partitioning of the loop function, with many of the
building blocks external to the package, makes it easy for
the designer to incorporate ripple cancellation (see Fig.7)
or to cascade to higher order phase-locked-loops.
The length of the up/down K-counter is digitally
programmable according to the K-counter function table.
With, A, B, C and D all LOW, the K-counter is disabled.
With A HIGH and B, C and D LOW, the K-counter is only
three stages long, which widens the bandwidth or capture
range and shortens the lock time of the loop. When A, B,
C and D are all programmed HIGH, the K-counter
becomes seventeen stages long, which narrows the
bandwidth or capture range and lengthens the lock time.
Real-time control of loop bandwidth by manipulating the A
to D inputs can maximize the overall performance of the
digital phase-locked loop.
The “297” can perform the classic first-order
phase-locked-loop function without using analog
components. The accuracy of the digital
phase-locked-loop (DPLL) is not affected by V
CC
and
temperature variations but depends solely on accuracies
of the K-clock, I/D-clock and loop propagation delays.
The phase detector generates an error signal waveform
that, at zero phase error, is a 50% duty factor square wave.
At the limits of linear operation, the phase detector output
will be either HIGH or LOW all of the time depending on the
direction of the phase error (
φ
IN
φ
OUT
). Within these limits
the phase detector output varies linearly with the input
phase error according to the gain k
d
, which is expressed in
terms of phase detector output per cycle or phase error.
The phase detector output can be defined to vary between
±
1 according to the relation:
The output of the phase detector will be k
d
φ
e
, where the
phase error
φ
e
=
φ
IN
φ
OUT
.
EXCLUSIVE-OR phase detectors (XORPD) and
edge-controlled phase detectors (ECPD) are commonly
used digital types. The ECPD is more complex than the
XORPD logic function but can be described generally as a
circuit that changes states on one of the transitions of its
inputs. The gain (k
d
) for an XORPD is 4 because its output
remains HIGH (XORPD
OUT
= 1) for a phase error of 1/4
cycle.
Similarly, k
d
for the ECPD is 2 since its output remains
HIGH for a phase error of 1/2 cycle. The type of phase
detector will determine the zero-phase-error point, i.e., the
phase separation of the phase detector inputs for a
φ
e
defined to be zero. For the basic DPLL system of
Fig.6
φ
e
= 0 when the phase detector output is a square
wave.
The XORPD inputs are 1/4 cycle out-of-phase for zero
phase error. For the ECPD,
φ
e
= 0 when the inputs are 1/2
cycle out-of-phase.
The phase detector output controls the up/down input to
the K-counter. The counter is clocked by input frequency
Mf
c
, which is a multiple M of the loop centre frequency f
c
.
When the K-counter recycles up, it generates a carry
pulse. Recycling while counting down generates a borrow
pulse. If the carry and the borrow outputs are conceptually
combined into one output that is positive for a carry and
negative for a borrow, and if the K-counter is considered as
a frequency divider with the ratio Mf
c
/K, the output of the
K-counter will equal the input frequency multiplied by the
division ratio. Thus the output from the K-counter is
(k
d
φ
e
Mf
c
) / K.
phase detector output
% HIGH
% LOW
100
–
˙˙
.
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HC32 | PROTECT HEADER RT ANG 20 CONTACT |
| 74HCT32 | HEADER, 10 POS,0.100 C, DUAL, RT ANG |
| 74HCT32 | 8-Bit Parallel-Out Serial Shift Registers 14-TSSOP -40 to 85 |
| 74HC356 | 8-input multiplexer/register; 3-state |
| 74HCT356 | 8-Bit Parallel-Load Shift Registers 16-SSOP -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HCT299D | 功能描述:計(jì)數(shù)器移位寄存器 8-BIT UNIVERSAL SHFT REG 3-S RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT299D,652 | 功能描述:計(jì)數(shù)器移位寄存器 8-BIT UNIVERSAL SHFT RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT299D,653 | 功能描述:計(jì)數(shù)器移位寄存器 8-BIT UNIVERSAL SHFT RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT299DB | 功能描述:計(jì)數(shù)器移位寄存器 8-BIT UNIVERSAL SHFT REG 3-S RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
| 74HCT299DB,112 | 功能描述:計(jì)數(shù)器移位寄存器 8-BIT UNIVERSAL SHFT RoHS:否 制造商:Texas Instruments 計(jì)數(shù)器類型: 計(jì)數(shù)順序:Serial to Serial/Parallel 電路數(shù)量:1 封裝 / 箱體:SOIC-20 Wide 邏輯系列: 邏輯類型: 輸入線路數(shù)量:1 輸出類型:Open Drain 傳播延遲時(shí)間:650 ns 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。