參數(shù)資料
型號(hào): 74HC195
廠商: NXP Semiconductors N.V.
英文描述: 4-bit parallel access shift register
中文描述: 4位并行存取移位寄存器
文件頁數(shù): 8/9頁
文件大?。?/td> 67K
代理商: 74HC195
December 1990
8
Philips Semiconductors
Product specification
4-bit parallel access shift register
74HC/HCT195
AC WAVEFORMS
Fig.6
Waveforms showing the clock (CP) to
output (Q
n
) propagation delays, the clock
pulse width, the output transition times and
the maximum clock frequency.
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT: V
M
= 1.3V; V
I
= GND to 3 V.
Fig.7
Waveforms showing the master reset
(MR) pulse width, the master reset to output
(Q
n
) propagation delays and the master
reset to clock (CP) removal time
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT: V
M
= 1.3V; V
I
= GND to 3 V.
Fig.8
Waveforms showing the data set-up
and hold times for J, K and D
n
inputs.
The shaded areas indicate when the input is permitted to
change for predictable output performance.
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT: V
M
= 1.3V; V
I
= GND to 3 V.
Fig.9
Waveforms showing the set-up and hold
times from the parallel enable input
(PE) to the clock (CP).
The shaded areas indicate when the input is permitted to
change for predictable output performance.
(1) HC : V
M
= 50%; V
I
= GND to V
.
HCT: V
M
= 1.3V; V
I
= GND to 3 V.
相關(guān)PDF資料
PDF描述
74HCT1G14 Inverting Schmitt-trigger(反相施密特觸發(fā)器)
74HCT1G66 Bilateral switch(雙向開關(guān))
74HCT20 Dual 4-input NAND gate(雙4輸入與非門)
74HC20 Dual 4-input NAND gate
74HCT21 Dual 4-input AND gate(雙4輸入與門)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74HC1958 制造商:PHI 功能描述:74HC195D PHIL'88
74HC195J 制造商:Motorola Inc 功能描述:
74HC195N 制造商:NXP Semiconductors 功能描述:
74HC1G00 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-input NAND gate
74HC1G00GV 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-input NAND gate