- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360465 > 74HC195 (NXP Semiconductors N.V.) 4-bit parallel access shift register PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HC195 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 4-bit parallel access shift register |
| 中文描述： | 4位并行存取移位寄存器 |
| 文件頁數(shù)： | 2/9頁 |
| 文件大小： | 67K |
| 代理商： | 74HC195 |
December 1990
2
Philips Semiconductors
Product specification
4-bit parallel access shift register
74HC/HCT195
FEATURES
Asynchronous master reset
J, K, (D) inputs to the first stage
Fully synchronous serial or parallel data transfer
Shift right and parallel load capability
Complement output from the last stage
Output capability: standard
I
CC
category: MSI
GENERAL DESCRIPTION
The 74HC/HCT195 are high-speed Si-gate CMOS devices
and are pin compatible with low power Schottky TTL
(LSTTL). They are specified in compliance with JEDEC
standard no. 7A.
The 74HC/HCT195 performs serial, parallel,
serial-to-parallel or parallel-to-serial data transfer at very
high speeds. The “195” operates on two primary modes:
shift right (Q
o
→
Q
1
) and parallel load, which are controlled
by the state of the parallel load enable (PE) input. Serial
data enters the first flip-flop (Q
0
) via the J and K inputs
when the PE input is HIGH and shifted one bit in the
direction Q
0
→
Q
1
→
Q
2
→
Q
3
following each
LOW-to-HIGH clock transition. The J and K inputs provide
the flexibility of the JK type input for special applications
and by tying the pins together, the simple D-type input for
general applications. The “195” appears as four common
clocked D flip-flops when the PE input is LOW.
After the LOW-to-HIGH clock transition, data on the
parallel inputs (D
0
to D
3
) is transferred to the respective
Q
0
to Q
3
outputs. Shift left operation (Q
3
→
Q
2
) can be
achieved by tying the Q
n
outputs to the D
n-1
inputs and
holding the PE input LOW.
All parallel and serial data transfers are synchronous,
occurring after each LOW-to-HIGH clock transition.
There is no restriction on the activity of the J, K, D
n
and
PE inputs for logic operation other than the set-up and
hold time requirements. A LOW on the asynchronous
master reset (MR) input sets all Q outputs LOW,
independent of any other input condition.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25
°
C; t
r
= t
f
= 6 ns
Notes
1.
C
PD
is used to determine the dynamic power dissipation (P
D
in
μ
W):
P
D
= C
PD
×
V
CC2
×
f
i
+ ∑
(C
L
×
V
CC2
×
f
o
)
f
i
= input frequency in MHz
f
o
= output frequency in MHz
∑
(C
L
×
V
CC2
×
f
o
) = sum of outputs
C
L
= output load capacitance in pF
V
CC
= supply voltage in V
For HC the condition is V
I
= GND to V
CC
For HCT the condition is V
I
= GND to V
CC
1,5 V
where:
2.
ORDERING INFORMATION
See
“74HC/HCT/HCU/HCMOS Logic Package Information”
.
SYMBOL
PARAMETER
CONDITIONS
TYPICAL
UNIT
HC
HCT
t
PHL
/ t
PLH
f
max
C
I
C
PD
propagation delay CP to Q
n
maximum clock frequency
input capacitance
power dissipation capacitance per package
C
L
= 15 pF; V
CC
= 5 V
15
57
3.5
105
15
57
3.5
105
ns
MHz
pF
pF
notes 1 and 2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HCT1G14 | Inverting Schmitt-trigger(反相施密特觸發(fā)器) |
| 74HCT1G66 | Bilateral switch(雙向開關(guān)) |
| 74HCT20 | Dual 4-input NAND gate(雙4輸入與非門) |
| 74HC20 | Dual 4-input NAND gate |
| 74HCT21 | Dual 4-input AND gate(雙4輸入與門) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC1958 | 制造商:PHI 功能描述:74HC195D PHIL'88 |
| 74HC195J | 制造商:Motorola Inc 功能描述: |
| 74HC195N | 制造商:NXP Semiconductors 功能描述: |
| 74HC1G00 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-input NAND gate |
| 74HC1G00GV | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:2-input NAND gate |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。