- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370131 > 74HC08 (ON SEMICONDUCTOR) Quad 2-Input AND Gate(四2輸入與門) PDF資料下載
參數(shù)資料
| 型號(hào)： | 74HC08 |
| 廠商： | ON SEMICONDUCTOR |
| 英文描述： | Quad 2-Input AND Gate(四2輸入與門) |
| 中文描述： | 四2輸入與門（四2輸入與門） |
| 文件頁(yè)數(shù)： | 2/7頁(yè) |
| 文件大?。?/td> | 121K |
| 代理商： | 74HC08 |
74HC08
http://onsemi.com
2
V
CC
DC Supply Voltage (Referenced to GND)
– 0.5 to + 7.0
V
V
in
DC Input Voltage (Referenced to GND)
– 0.5 to V
CC
+ 0.5
V
V
out
DC Output Voltage (Referenced to GND)
– 0.5 to V
CC
+ 0.5
V
I
in
DC Input Current, per Pin
±
20
mA
I
out
DC Output Current, per Pin
±
25
mA
I
CC
DC Supply Current, V
CC
and GND Pins
±
50
mA
P
D
Power Dissipation in Still Air,
SOIC Package
TSSOP Package
500
450
mW
T
stg
Storage Temperature
– 65 to + 150
C
T
L
Lead Temperature, 1 mm from Case for 10 Seconds
SOIC or TSSOP Package
260
C
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress
ratings only. Functional operation above the Recommended Operating Conditions is not implied.
Extended exposure to stresses above the Recommended Operating Conditions may affect device
reliability.
Derating — SOIC Package: – 7 mW/ C from 65 to 125 C
TSSOP Package:
6.1 mW/ C from 65 to 125 C
For high frequency or heavy load considerations, see Chapter 2 of the ON Semiconductor High
Speed CMOS Data Book (DL129/D).
RECOMMENDED OPERATING CONDITIONS
Symbol
Parameter
Min
Max
Unit
V
CC
DC Supply Voltage (Referenced to GND)
2.0
6.0
V
V
in
, V
out
DC Input Voltage, Output Voltage (Referenced to
GND)
0
V
CC
V
T
A
Operating Temperature Range, All Package Types
– 55
+ 125
C
t
r
, t
f
Input Rise/Fall Time
(Figure 1)
V
CC
= 2.0 V
V
CC
= 4.5 V
V
CC
= 6.0 V
0
0
0
1000
500
400
ns
ORDERING INFORMATION
Device
Package
Shipping
74HC08DR2G
SOIC
14
(Pb
Free)
2500/Tape & Reel
74HC08DTR2G
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb
Free.
TSSOP
14*
This device contains protection
circuitry to guard against damage
due to high static voltages or electric
fields. However, precautions must
be taken to avoid applications of any
voltage higher than maximum rated
voltages to this high
impedance cir-
cuit. For proper operation, V
in
and
V
out
should be constrained to the
range GND
(V
in
or V
out
)
Unused inputs must always be
tied to an appropriate logic voltage
level (e.g., either GND or V
CC
).
Unused outputs must be left open.
V
CC
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74HC132 | Quad 2-Input NAND Gate with Schmitt Trigger Inputs(帶施密特觸發(fā)器的四2輸入與非門) |
| 74HC14A | Hex Schmitt−Trigger Inverter High−Performance Silicon−Gate CMOS |
| 74HC32A | Quad 2−Input OR Gate High−Performance Silicon−Gate CMOS |
| 74HC367A | Telecomm/Datacomm |
| 74HC74DG | Dual D Flip−Flop with Set and Reset High−Performance Silicon−Gate CMOS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74HC08AD | 制造商: 功能描述: 制造商:Motorola Inc 功能描述: 制造商:undefined 功能描述: |
| 74HC08AN | 制造商: 功能描述: 制造商:undefined 功能描述: |
| 74HC08ANMOT89 | 制造商:Motorola 功能描述:74HC08N |
| 74HC08AP | 制造商:Toshiba America Electronic Components 功能描述: |
| 74HC08BI | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。