參數(shù)資料
型號(hào): 74F524SCX
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 通用總線功能
英文描述: Magnitude Comparator
中文描述: F/FAST SERIES, 8-BIT MAGNITUDE COMPARATOR, TRUE OUTPUT, PDSO20
封裝: 0.300 INCH, MS-013, SOIC-20
文件頁(yè)數(shù): 4/14頁(yè)
文件大小: 131K
代理商: 74F524SCX
Philips Semiconductors
Product specification
74F524
8-bit register comparator (open collector + 3-State)
1990 Aug 07
4
CS/O output of the most significant device will be forced Low,
disabling the subsequent devices but enabling its own status
outputs. The corrected status condition is thus indicated. The same
applies if the register byte is less than the data byte, only in this
case the EQ and GT outputs go Low, whereas the LT output floats
High.
If an equality condition is detected in the most significant device, its
C/SO output is forced High. This enables the next less significant
device and disables its own status outputs. In this way, the status
output proximity is handed down to the next less significant device
which now effectively becomes the most significant byte. The worst
case propagation delay for a compare operation involving ‘n’
cascaded 74F524s will be when an equality condition is detected in
all but the least significant byte. In this case, the status priority has
to ripple all the way down the chain before the correct status output
is established. Typically, this will take 35+6(n–2) ns.
APPLICATION
C/SI
M
GT
EQ
LT
S0
S1
I/O
SE
C/SO
H
C/SI
M
GT
EQ
LT
S0
S1
I/O
SE
C/SO
C/SI
M
GT
EQ
LT
S0
S1
I/O
SE
C/SO
RD
WR
MSB
8
8
8
LSB
L
L
L
H = TWO’s COMPLEMENT
L = MAGNITUDE
GREATER THAN
EQUAL TO
LESS THAN
V
CC
SF01012
Figure 1. Cascading 74F524s for Comparing Longer Words
FUNCTION TABLE
INPUTS
OUTPUTS
OPERATING MODE
SE
C/SI
S0
S1
Data comparison
EQ
GT
LT
C/SO
H
H
L
L
X
H
H
H
(1)
Hold
H
L
L
L
X
H
H
H
L
H
X
H
L
X
H
H
H
Q0
Shift
H
H
L
H
X
H
H
H
(1)
Read
H
L
L
H
X
H
H
H
L
H
H
H
H
X
H
H
H
(1)
Load
H
L
H
H
X
H
H
H
L
L
L
H or L
2
H or L
2
OA–OH > I/O0–I/O7
L
H
H
L
L
L
H or L
2
H or L
2
OA–OH = I/O0–I/O7
H
H
H
L
Compare
(GT=CT=off)
L
L
H or L
2
H or L
2
OA–OH < I/O0–I/O7
L
H
H
L
L
H
H or L
2
H or L
2
OA–OH > I/O0–I/O7
L
H
L
L
L
H
H or L
2
H or L
2
OA–OH = I/O0–I/O7
H
L
L
H
Compare
(GT=CT=on)
L
H
H or L
2
H or L
2
OA–OH < I/O0–I/O7
L
L
H
L
(1) = High if I/On=Dn, otherwise Low
2
= Must meet setup and hold time requirements
H = High voltage level
L
= Low voltage level
X = Don’t care
相關(guān)PDF資料
PDF描述
74F5300 Fiber optic LED driver(光纖LED驅(qū)動(dòng)器)
74F5302 Fiber Optic Dual LED/clock Driver(光纖雙路LED/時(shí)鐘驅(qū)動(dòng)器)
74F533DC 8-Bit D-Type Latch
74F533SCX 8-Bit D-Type Latch
74F533SJX 8-Bit D-Type Latch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74F525 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Programmable Counter
74F525 WAF 制造商:Fairchild Semiconductor Corporation 功能描述:
74F525DC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog Timer Circuit
74F525PC 制造商:Texas Instruments 功能描述: 制造商:National Semiconductor Corporation 功能描述:F/FAST SERIES, ASYN POSITIVE EDGE TRIGGERED DOWN DIVIDE BY N COUNTER, PDIP28
74F525PCX 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Programmable Counter