- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360430 > 74F225 (NXP Semiconductors N.V.) BRIDGE RECTIFIER, 4A, 800V PDF資料下載
參數(shù)資料
| 型號(hào)： | 74F225 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | BRIDGE RECTIFIER, 4A, 800V |
| 中文描述： | 16X5異步FIFO的三態(tài) |
| 文件頁(yè)數(shù)： | 2/14頁(yè) |
| 文件大?。?/td> | 122K |
| 代理商： | 74F225 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Philips Semiconductors
Product specification
74F225
16
×
5 asynchronous FIFO (3-State)
2
June 15, 1992
853-1652 06992
FEATURES
Independent synchronous inputs and outputs
Organized as 16 words of 5 bits
DC to 25MHz data rate
3–State outputs
Cascadable in word–width and depth direction
DESCRIPTION
This 80–bit active element First–In–First–Out (FIFO) is a monolithic
Schottky–clamped transistor–transistor logic (STTL) array organized
as 16–words of 5–bits each. A memory system using the ’F225 can
be easily expanded in multiples of 16–words of 5–bits as shown in
Figure 1. The 3–State outputs controlled by a single enable input
(OE) make bus connection and multiplexing simple. The ’F225
processes data in a parallel format at any desired clock rate from
DC to 25MHz. Status of the ’F225 is provided by three outputs, Input
Ready (IR), Unload Clock Output (UNCPOUT) and Output Ready
(OR). The data outputs are non–inverting with respect to the data
inputs and are disabled when the OE input is High. When OE is
Low, the data outputs are enabled to function as totem–pole outputs.
TYPE
TYPICAL f
MAX
TYPICAL SUPPLY
CURRENT
( TOTAL)
74F225
25MHz
65mA
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
COMMERCIAL RANGE
V
CC
= 5V
±
10%,
T
amb
= 0
°
C to +70
°
C
N74F225N
PKG DWG #
20–pin plastic DIP
SOT146-1
20–pin plastic SOL
N74F225D
SOT163-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
DESCRIPTION
74F (U.L.)
HIGH/LOW
LOAD VALUE
HIGH/LOW
CPA, CPB
Load clock A and load clock B inputs
1.0/0.033
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
20
μ
A/20
μ
A
D0 – D4
Data inputs
1.0/0.033
OE
Output enable input (active–Low)
1.0/0.033
UNCPIN
Unload clock input
1.0/0.033
MR
Master reset input (active–Low)
1.0/0.033
IR
Input ready output
50/33
1.0mA/20mA
UNCPOUT
Unload clock output (active–Low)
50/33
1.0mA/20mA
Q0 – Q4
Data outputs
150/40
3.0mA/24mA
OR
Output ready output
50/33
1.0mA/20mA
NOTE:
One (1.0) FAST unit load is defined as: 20
μ
A in the High state and 0.6mA in the Low state.
RESET MODE
A High–to–Low transition on the Master Reset (MR) input invalidates
all data stored in the FIFO by clearing the control logic and setting
OR Low. This High–to–Low transition on the MR input does not
effect the data outputs but since OR is driven Low, it signifies invalid
data on the outputs.
WRITE MODE
Data may be written into the array on the Low–to–High transition of
either load clock (CPA or CPB) input. When writing data into the
FIFO, one of the load clock inputs must be held High while the other
strobes data into the FIFO. This arrangement allows either load
clock to function as an inhibit for the other. Input Ready (IR)
monitors the status of the last word location and signifies when the
FIFO is full. This output is High whenever the FIFO is available to
accept new data. The unload clock output (UNCPOUT) also
monitors the last word location. This output generates a
Low–logic–level pulse (synchronized to the internal clock pulse)
when the last word location is vacant
READ MODE
The Output Ready (OR) output is High when valid data is present on
the data outputs. Data in the array is shifted on the Low–to–High
transition of the Unload Clock Input (UNCPIN). In order for Output
Ready (OR) to go High, Unload Clock Input (UNCPIN) must also be
High.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F2373 | Octal transparent latch with 30Ωequivalent output termination (3-State)(帶30Ω等值輸出終端電阻的八透明鎖存器（三態(tài)）) |
| 74F240AD | Dual 4-Bit Inverting Buffer/Driver |
| 74F240AN | Dual 4-Bit Inverting Buffer/Driver |
| 74F240D | Dual 4-Bit Inverting Buffer/Driver |
| 74F240DB | Dual 4-Bit Inverting Buffer/Driver |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F225AI | 功能描述:固定電感器 22uH 10% RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 74F225AI-RC | 功能描述:固定電感器 22uH 10% RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 74F226AP | 功能描述:固定電感器 2.2uH 10% RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 74F226AP-RC | 功能描述:固定電感器 2.2uH 10% RoHS:否 制造商:AVX 電感:10 uH 容差:20 % 最大直流電流:1 A 最大直流電阻:0.075 Ohms 工作溫度范圍:- 40 C to + 85 C 自諧振頻率:38 MHz Q 最小值:40 尺寸:4.45 mm W x 6.6 mm L x 2.92 mm H 屏蔽:Shielded 端接類型:SMD/SMT 封裝 / 箱體:6.6 mm x 4.45 mm |
| 74F2373 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Octal transparent latch with 30ohm equivalent output termination 3-State |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。