- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360424 > 74F132 (NXP Semiconductors N.V.) Quad 2-input NAND Schmitt trigger(四2輸入與非門施密特觸發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | 74F132 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Quad 2-input NAND Schmitt trigger(四2輸入與非門施密特觸發(fā)器) |
| 中文描述： | 四2輸入與非施密特觸發(fā)器（四2輸入與非門施密特觸發(fā)器） |
| 文件頁(yè)數(shù)： | 2/8頁(yè) |
| 文件大?。?/td> | 71K |
| 代理商： | 74F132 |
Philips Semiconductors
Product specification
74F132
Quad 2-input NAND Schmitt trigger
2
1991 Jun 26
853–0342 03094
DESCRIPTION
The 74F132 contains four 2-input NAND gates which accept
standard TTL input signals and provide standard TTL output levels.
They are capable of transforming slowly changing input signals into
sharply defined, jitter-free output signals. In addition, they have
greater noise margin than conventional NAND gates. Each circuit
contains a 2-input Schmitt trigger followed by a Darlington level
shifter and a phase splitter driving a TTL totem-pole output. The
Scmitt trigger uses positive feedback to effectively speed-up slow
input transitions and provide different input threshold voltages for
positive and negative-going transitions. This hysteresis between the
positive-going and negative-going input threshold (typically 800mV)
is determined by resistor ratios and is essentially insensitive to
temperature and supply voltage variations. As long as three inputs
remain at a more positive voltage than V
T+MAX
, the gate will
respond in the transition of the other input as shown in Waveform 1.
PIN CONFIGURATION
14
13
12
11
10
7
6
5
4
3
2
1
Q1
V
CC
D2b
D2a
Q2
Q3
D3b
D3a
D0a
D1b
D0b
Q0
D1a
9
GND
SF00710
8
TYPE
TYPICAL
PROPAGATION
DELAY
TYPICAL
SUPPLY CURRENT
(TOTAL)
74F132
6.3ns
13mA
ORDERING INFORMATION
DESCRIPTION
COMMERCIAL RANGE
V
CC
= 5V
±
10%,
T
amb
= 0
°
C to +70
°
C
PKG DWG #
14-pin plastic DIP
N74F132N
SOT27-1
14-pin plastic SO
N74F132D
SOT108-1
INPUT AND OUTPUT LOADING AND FAN-OUT TABLE
PINS
DESCRIPTION
74F (U.L.) HIGH/LOW
LOAD VALUE HIGH/LOW
Dna, Dnb
Data inputs
1.0/1.0
20
μ
A/0.6mA
Qn
Data output
50/33
1.0mA/20mA
NOTE:
One (1.0) FAST unit load is defined as: 20
μ
A in the High state and 0.6mA in the Low state.
LOGIC SYMBOL
D0a
D0b
D1a
D2a
D2b
D3a
D3b
D1b
Q0
Q1
Q2
Q3
3
6
8
11
1
2
4
5
9
10
12
13
V
= Pin 14
GND = Pin 7
SF00711
IEC/IEEE SYMBOL
1
2
4
5
9
10
12
13
&
3
6
8
11
SF00712
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74F133 | 13-input NAND gate(13輸入與非門) |
| 74F138 | 1-of-8 decoder/demultiplexer |
| 74F138SC | .018UFD/250VDC METAL POLY CAP |
| 74F138SJ | 1-of-8 Decoder/Demultiplexer |
| 74F138PC | 1-of-8 Decoder/Demultiplexer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74F132_00 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Quad 2-Input NAND Schmitt Trigger |
| 74F132_07 | 制造商:FAIRCHILD 制造商全稱:Fairchild Semiconductor 功能描述:Quad 2-Input NAND Schmitt Trigger |
| 74F132D | 制造商:SIG 功能描述:74F132 制造商:NXP Semiconductors 功能描述:Logic Circuit, Quad 2-Input NAND, F-TTL, 14 Pin, Plastic, SOP |
| 74F132DC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Quad 2-input NAND Gate |
| 74F132N | 制造商:NXP Semiconductors 功能描述: 制造商:North American Philips Discrete Products Div 功能描述:Logic Circuit, Quad 2-Input NAND, F-TTL, 14 Pin, Plastic, DIP 制造商:NXP Semiconductors 功能描述:Logic Circuit, Quad 2-Input NAND, F-TTL, 14 Pin, Plastic, DIP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。