參數(shù)資料
型號(hào): 74ALVC16834A
廠商: NXP Semiconductors N.V.
英文描述: Triple 3-Input Positive-AND Gates 14-TSSOP -40 to 85
中文描述: 18位注冊(cè)登記驅(qū)動(dòng)程序倒置,使三態(tài)
文件頁數(shù): 7/12頁
文件大?。?/td> 121K
代理商: 74ALVC16834A
Philips Semiconductors
Product specification
74ALVC16834A
18-bit registered driver with inverted register enable
(3-State)
2000 Mar 14
7
AC CHARACTERISTICS FOR V
CC
= 2.3 V TO 2.7 V RANGE
GND = 0 V; t
r
= t
f
2.0 ns; C
L
= 30 pF
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 2.3 to 2.7 V
TYP
1
UNIT
MIN
MAX
Propagation delay
An to Yn
Propagation delay
LE to Yn
Propagation delay
CP to Yn
3-State output enable time
OE to Yn
3-State output disable time
OE to Yn
CP pulse width HIGH or LOW
1, 7
1.0
2.4
4.2
t
PHL
/t
PLH
2, 7
1.0
2.8
5.0
ns
4, 7
1.0
2.8
5.0
t
PZH
/t
PZL
6, 7
1.0
2.2
4.0
ns
t
PHZ
/t
PLZ
6, 7
1.0
2.0
ns
t
W
4, 7
2.0
ns
LE pulse width HIGH
2, 7
2.0
t
SU
Set-up time An to CP
5, 7
1.0
ns
Set-up time An to LE
3, 7
1.5
t
h
Hold time An to CP
5, 7
0.6
0.2
ns
Hold time An to LE
3, 7
1.4
0.4
f
max
Maximum clock pulse frequency
4, 7
150
300
MHz
NOTE:
1. All typical values are at V
CC
= 3.3 V and T
amb
= 25
°
C.
AC CHARACTERISTICS FOR V
CC
= 3.0 V TO 3.6 V RANGE AND V
CC
= 2.7 V
GND = 0 V; t
r
= t
f
2.5 ns; C
L
= 50 pF
LIMITS
LIMITS
SYMBOL
PARAMETER
WAVEFORM
V
CC
= 3.3
±
0.3 V
MIN
TYP
1, 2
V
CC
= 2.7 V
TYP
1
UNIT
MAX
MIN
MAX
Propagation delay
An to Yn
Propagation delay
LE to Yn
Propagation delay
CP to Yn
3-State output enable time
OE to Yn
3-State output disable time
OE to Yn
CP pulse width HIGH or LOW
1, 7
1.0
2.3
3.6
1.0
2.7
4.0
t
PHL
/t
PLH
2, 7
1.0
2.6
4.5
1.0
2.8
5.2
ns
4, 7
1.0
2.5
4.2
1.0
2.7
4.9
t
PZH
/t
PZL
6, 7
1.0
2.3
4.4
1.0
3.0
5.4
ns
t
PHZ
/t
PLZ
6, 7
1.0
2.8
4.1
1.0
3.1
4.6
ns
t
W
4, 7
2.0
2.0
ns
LE pulse width HIGH
2, 7
2.0
2.0
t
SU
Set-up time An to CP
5, 7
1.0
1.0
ns
Set-up time An to LE
3, 7
1.5
1.5
t
h
Hold time An to CP
5, 7
0.9
0.3
0.6
0.3
ns
Hold time An to LE
3, 7
1.4
0.3
1.7
0.4
f
max
Maximum clock pulse frequency
4, 7
150
300
200
350
MHz
NOTES:
1. All typical values are measured T
amb
= 25
°
C.
2. Typical value is measured at V
CC
= 3.3 V
相關(guān)PDF資料
PDF描述
74ALVC16835A Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC -40 to 85
74ALVC16836A Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC -40 to 85
74ALVC244 Octal buffer/line driver; 3-state
74ALVC244PW OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS
74ALVC373 Octal D-type transparent latch 3-state
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
74ALVC16834ADG 功能描述:總線收發(fā)器 18-BIT REG DRVR W/INV REG RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74ALVC16834ADGG 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:18-bit registered driver with inverted register enable 3-State
74ALVC16834ADGG,11 功能描述:總線收發(fā)器 18-BIT REG DRVR RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時(shí)間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel
74ALVC16834ADGG,112 制造商:NXP Semiconductors 功能描述:
74ALVC16834ADGG,118 制造商:NXP Semiconductors 功能描述: