- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360348 > 74ABTH161543 (NXP Semiconductors N.V.) 16-Bit Latched Transceiver With Dual Enable and Master Reset (3-State)(帶雙路使能和主線復(fù)位的16位鎖存的收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | 74ABTH161543 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 16-Bit Latched Transceiver With Dual Enable and Master Reset (3-State)(帶雙路使能和主線復(fù)位的16位鎖存的收發(fā)器) |
| 中文描述： | 16鎖存雙啟用和主復(fù)位（3態(tài)）收發(fā)器位（帶雙路使能和主線復(fù)位的16位鎖存的收發(fā)器） |
| 文件頁數(shù)： | 7/12頁 |
| 文件大?。?/td> | 85K |
| 代理商： | 74ABTH161543 |
Philips Semiconductors
Product specification
74ABT161543
74ABTH161543
16-bit latched transceiver with dual enable
and master reset (3-State)
1998 Feb 27
7
AC CHARACTERISTICS
GND = 0V, t
R
= t
F
= 2.5ns, C
L
= 50pF, R
L
= 500
LIMITS
SYMBOL
PARAMETER
WAVEFORM
T
amb
= +25
o
C
V
CC
= +5.0V
T
amb
= –40 to +85
o
C
V
CC
= +5.0V
±
0.5V
UNIT
MIN
TYP
MAX
MIN
MAX
t
PLH
t
PHL
Propagation delay
nAx to nBx, nBx to nAx
2
1.2
1.0
2.5
2.2
3.4
2.9
1.2
1.0
3.9
3.5
ns
t
PLH
t
PHL
Propagation delay
LEBA to nAx, LEAB to nBx
1
2
1.2
1.2
3.0
2.6
4.1
3.5
1.2
1.2
5.1
4.1
ns
t
PHL
MRba to nAx, MRab to nBx
6
1.2
2.6
3.4
1.2
4.2
ns
t
PZH
t
PZL
Output enable time
OEBA to nAx, OEAB to nBx
4
5
1.4
1.4
3.3
3.4
4.4
4.4
1.4
1.4
5.5
5.6
ns
t
PHZ
t
PLZ
Output disable time
OEBA to nAx, OEAB to nBx
4
5
1.4
1.4
3.5
2.7
4.8
3.5
1.4
1.4
5.4
4.0
ns
t
PZH
t
PZL
Output enable time
EBA to nAx, EAB to nBx
4
5
1.4
1.4
3.4
3.5
4.4
4.4
1.4
1.4
5.6
5.7
ns
t
PHZ
t
PLZ
Output disable time
EBA to nAx, EAB to nBx
4
5
1.3
1.3
3.5
2.7
4.4
3.5
1.3
1.3
5.4
4.0
ns
AC SETUP REQUIREMENTS
GND = 0V, t
R
= t
F
= 2.5ns, C
L
= 50pF, R
L
= 500
LIMITS
SYMBOL
PARAMETER
WAVEFORM
T
amb
= +25
o
C
V
CC
= +5.0V
T
amb
= –40 to +85
o
C
V
CC
= +5.0V
±
0.5V
UNIT
MIN
TYP
MIN
t
s
(H)
t
s
(L)
Setup time
nAx to LEAB, nBx to LEBA
3
1.5
2.0
–0.3
0.1
1.5
2.0
ns
t
h
(H)
t
h
(L)
Hold time
nAx to LEAB, nBx to LEBA
3
1.5
2.0
–0.1
0.1
1.5
2.0
ns
t
s
(H)
t
s
(L)
Setup time
nAx to EAB, nBx to EBA
3
1.5
2.0
–0.1
0.2
1.5
2.0
ns
t
h
(H)
t
h
(L)
Hold time
nAx to EAB, nBx to EBA
3
1.5
2.0
–0.1
–0.1
1.5
2.0
ns
t
w
(L)
Latch enable pulse width, Low
3
4.0
2.0
4.0
ns
t
w
(L)
MR Pulse width, Low
6
3.0
1.0
3.0
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ABTH161543DL | 16-bit latched transceiver with dual enable and master reset 3-State |
| 74ABT162244 | 16-Bit Buffer/Line DriverWith 30Ω Series Termination Resistors(3-State)(16位緩沖器/線驅(qū)動器（三態(tài)）) |
| 74ABTH162244DGG | 16-bit buffer/line driver with 30ohm series termination resistors 3-State |
| 74ABTH162244DL | Octal bus transceivers 20-SOIC 0 to 70 |
| 74ABT162245 | 16-Bit bus transceiver with 30ohm series termination resistors 3-State |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ABTH162245ADG | 功能描述:總線收發(fā)器 74ABT162245 W/BUS HOLD RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABTH162245ADGG | 制造商:NXP Semiconductors 功能描述:Cut Tape 制造商:NXP Semiconductors 功能描述:Bus XCVR Dual 16-CH 3-ST 48-Pin TSSOP Tube |
| 74ABTH162245ADGG,1 | 功能描述:總線收發(fā)器 IC BUS TXRX TRI-ST 16BIT RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABTH162245ADGG,112 | 制造商:NXP Semiconductors 功能描述: |
| 74ABTH162245ADGG,118 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。