- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360348 > 74ABTH161543 (NXP Semiconductors N.V.) 16-Bit Latched Transceiver With Dual Enable and Master Reset (3-State)(帶雙路使能和主線復位的16位鎖存的收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | 74ABTH161543 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | 16-Bit Latched Transceiver With Dual Enable and Master Reset (3-State)(帶雙路使能和主線復位的16位鎖存的收發(fā)器) |
| 中文描述： | 16鎖存雙啟用和主復位（3態(tài)）收發(fā)器位（帶雙路使能和主線復位的16位鎖存的收發(fā)器） |
| 文件頁數(shù)： | 4/12頁 |
| 文件大?。?/td> | 85K |
| 代理商： | 74ABTH161543 |
Philips Semiconductors
Product specification
74ABT161543
74ABTH161543
16-bit latched transceiver with dual enable
and master reset (3-State)
1998 Feb 27
4
LOGIC SYMBOL
3
54
1EAB
1EBA
2
1LEAB
55
1LEBA
1
1OEAB
56
1OEBA
26
31
2EAB
2EBA
27
2LEAB
30
2LEBA
28
2OEAB
29
2OEBA
5
6
10
12
13
14
8
9
52
51
47
45
44
43
49
48
15
16
20
21
23
24
17
19
42
41
37
36
34
33
40
38
SH00064
1A0 1A1 1A2 1A3 1A4 1A5 1A6 1A7
1B0 1B1 1B2 1B3 1B4 1B5 1B6 1B7
2A0 2A1 2A2 2A3 2A4 2A5 2A6 2A7
2B0 2B1 2B2 2B3 2B4 2B5 2B6 2B7
4
MRab
25
MRba
4
MRab
25
MRba
FUNCTIONAL DESCRIPTION
The 74ABT161543 contains two sets of eight D-type latches, with
separate control pins for each set. Using data flow from A to B as an
example, when the A-to-B Enable (nEAB) input and the A-to-B Latch
Enable (nLEAB) input are Low the A-to-B path is transparent.
A subsequent Low-to-High transition of the nLEAB signal puts the A
data into the latches where it is stored and the B outputs no longer
change with the A inputs. With EAB and nOEAB both Low, the
3-State B output buffers are active and display the data present at
the outputs of the A latches.
Control of data flow from B to A is similar, but using the nEBA,
nLEBA, and nOEBA inputs.
FUNCTION TABLE
INPUTS
nEXX
L
X
H
↑
↑
L
L
L
L
L
OUTPUTS
nBx or nAx
L
Z
Z
Z
Z
H
L
H
L
NC
STATUS
nOEXX
L
H
X
L
L
L
L
L
L
L
nMRXX
L
X
X
H
H
H
H
H
H
H
nLEXX
X
X
X
L
L
↑
↑
L
L
H
nAx or nBx
X
X
X
h
l
h
l
H
L
X
Clear
Disabled
Disabled
Disabled + Latch
Latch + Display
Transparent
Hold
H =
h
L
l
X =
↑
=
NC=
Z =
High voltage level
High voltage level one set-up time prior to the Low-to-High transition of nLEXX or nEXX (XX = AB or BA)
Low voltage level
Low voltage level one set-up time prior to the Low-to-High transition of nLEXX or nEXX (XX = AB or BA)
Don’t care
Low-to-High transition of nLEXX or nEXX (XX = AB or BA)
No change
High impedance or “off” state
=
=
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 74ABTH161543DL | 16-bit latched transceiver with dual enable and master reset 3-State |
| 74ABT162244 | 16-Bit Buffer/Line DriverWith 30Ω Series Termination Resistors(3-State)(16位緩沖器/線驅(qū)動器（三態(tài)）) |
| 74ABTH162244DGG | 16-bit buffer/line driver with 30ohm series termination resistors 3-State |
| 74ABTH162244DL | Octal bus transceivers 20-SOIC 0 to 70 |
| 74ABT162245 | 16-Bit bus transceiver with 30ohm series termination resistors 3-State |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 74ABTH162245ADG | 功能描述:總線收發(fā)器 74ABT162245 W/BUS HOLD RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABTH162245ADGG | 制造商:NXP Semiconductors 功能描述:Cut Tape 制造商:NXP Semiconductors 功能描述:Bus XCVR Dual 16-CH 3-ST 48-Pin TSSOP Tube |
| 74ABTH162245ADGG,1 | 功能描述:總線收發(fā)器 IC BUS TXRX TRI-ST 16BIT RoHS:否 制造商:Fairchild Semiconductor 邏輯類型:CMOS 邏輯系列:74VCX 每芯片的通道數(shù)量:16 輸入電平:CMOS 輸出電平:CMOS 輸出類型:3-State 高電平輸出電流:- 24 mA 低電平輸出電流:24 mA 傳播延遲時間:6.2 ns 電源電壓-最大:2.7 V, 3.6 V 電源電壓-最小:1.65 V, 2.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TSSOP-48 封裝:Reel |
| 74ABTH162245ADGG,112 | 制造商:NXP Semiconductors 功能描述: |
| 74ABTH162245ADGG,118 | 制造商:NXP Semiconductors 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。