參數資料
型號： 73S1215F-EB
廠商： Maxim Integrated Products
文件頁數： 9/136頁
文件大?。?/td> 0K
描述： BOARD EVAL 73S1215F CBL/DOC/CD
產品培訓模塊： Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝： 1
系列： *
73S1215F Data Sheet
DS_1215F_003
106
Rev. 1.4
Block Guard Time Register (BGT): 0xFE16
0x10
This register contains the Extra Guard Time Value (EGT) most-significant bit. The Extra Guard Time
indicates the minimum time between the leading edges of the start bit of consecutive characters. The
delay is depends on the T=0/T=1 mode. Used in transmit mode. This register also contains the Block
Guard Time (BGT) value. Block Guard Time is the minimum time between the leading edge of the start
bit of the last character received and the leading edge of the start bit of the first character transmitted.
This should not be set less than the character length. The transmission of the first character will be held
off until BGT has elapsed regardless of the TX data and TX/RX control bit timing.
Table 105: The BGT Register
MSB
LSB
EGT.8
–
BGT.4
BGT.3
BGT.1
BGT.2
BGT.0
Bit
Symbol
Function
BGT.7
EGT.8
Most-significant bit for 9-bit EGT timer. See EGT below.
BGT.6
–
BGT.5
–
BGT.4
Time in ETUs between the start bit of the last received character to start bit
of the first character transmitted to the smart card. Default value is 22.
BGT.3
BGT.2
BGT.1
BGT.0
Extra Guard Time Register (EGT): 0xFE17
0x0C
This register contains the Extra Guard Time Value (EGT) least-significant byte. The Extra Guard Time
indicates the minimum time between the leading edges of the start bit of consecutive characters. The
delay is depends on the T=0/T=1 mode. Used in transmit mode.
Table 106: The EGT Register
MSB
LSB
EGT.7
EGT.6
EGT.5
EGT.4
EGT.3
EGT.1
EGT.2
EGT.0
Bit
Function
EGT.7
Time in ETUs between start bits of consecutive characters. In T=0 mode, the minimum is
1. In T=0, the leading edge of the next start bit may be delayed if there is a break detected
from the smart card. Default value is 12. In T=0 mode, regardless of the value loaded, the
minimum value is 12, and for T=1 mode, the minimum value is 11.
EGT.6
EGT.5
EGT.4
EGT.3
EGT.2
EGT.1
EGT.0
相關PDF資料
PDF描述
ECC22DCST CONN EDGECARD 44POS DIP .100 SLD
73S1210F-EB BOARD EVAL 73S1210F DOC/CD CABLE
ECC22DCMT CONN EDGECARD 44POS .100 WW
73S1209F-EB BOARD EVAL 73S1209F DOC/CD CABLE
EBC25DTAS CONN EDGECARD 50POS R/A .100 SLD
相關代理商/技術參數
參數描述
73S1215F-EB-Lite 功能描述:開發(fā)板和工具包 - 8051 73S1215F Eval Brd Lite (USD Cbl, D.Cd) RoHS:否 制造商:Silicon Labs 產品:Development Kits 工具用于評估:C8051F960, Si7005 核心: 接口類型:USB 工作電源電壓:
73S1217F 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Bus-Powered 80515 System-on-Chip with USB, ISO 7816 / EMV, PINpad and More
73S1217F-68IM/F 功能描述:8位微控制器 -MCU Bus Pwr’d 80515 SoC w/USB 7816/EMV PINpd RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
73S1217F-68IM/F/P 功能描述:IC SMART CARD READER PROG 68-QFN RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:73S12xx 產品培訓模塊:MCU Product Line Introduction AVR® UC3 Introduction 標準包裝:2,500 系列:AVR®32 UC3 B 核心處理器:AVR 芯體尺寸:32-位 速度:60MHz 連通性:I²C，IrDA，SPI，SSC，UART/USART，USB 外圍設備:欠壓檢測/復位，DMA，POR，PWM，WDT 輸入/輸出數:28 程序存儲器容量:128KB（128K x 8） 程序存儲器類型:閃存 EEPROM 大小:- RAM 容量:32K x 8 電壓 - 電源 (Vcc/Vdd):1.65 V ~ 1.95 V 數據轉換器:A/D 6x10b 振蕩器型:內部 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TQFP 包裝:帶卷 (TR) 配用:ATSTK600-TQFP48-ND - STK600 SOCKET/ADAPTER 48-TQFPATAVRONEKIT-ND - KIT AVR/AVR32 DEBUGGER/PROGRMMRATEVK1101-ND - KIT DEV/EVAL FOR AVR32 AT32UC3B 其它名稱:AT32UC3B1128-AUR-NDAT32UC3B1128-AURTR
73S1217F-68IMR/F 功能描述:8位微控制器 -MCU Bus Pwr’d 80515 SoC w/USB 7816/EMV PINpd RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數據總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數據 RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*