- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382812 > 73K212AL (TDK Corporation) V.22, V.21, Bell 212A, Bell 103 Single-Chip Modem with Integrated Hybrid PDF資料下載
參數(shù)資料
| 型號(hào)： | 73K212AL |
| 廠商： | TDK Corporation |
| 英文描述： | V.22, V.21, Bell 212A, Bell 103 Single-Chip Modem with Integrated Hybrid |
| 中文描述： | .22，.21，貝爾212A章，貝爾103單芯片調(diào)制解調(diào)器集成混合 |
| 文件頁數(shù)： | 6/26頁 |
| 文件大?。?/td> | 286K |
| 代理商： | 73K212AL |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁
73K222BL
V.22, V.21, Bell 212A, Bell 103
Single-Chip Modem with Integrated Hybrid
6
PARALLEL CONTROL INTERFACE
(continued)
NAME
PIN
TYPE
DESCRIPTION
WR
14
I
Write. A low on this pin informs the 73K222BL that data is available on
AD0-AD7 for writing into an internal register. Data is latched on the rising
edge of
WR
. No data is written unless both
WR
and the latched
CS
are
low.
SERIAL CONTROL INTERFACE
NAME
PIN
TYPE
DESCRIPTION
AD0-AD2
5-7
I
Register Address Selection. These lines carry register addresses and
should be valid during any read or write operation.
DATA (AD7)
12
I/O
Serial Control Data. Data for a read/write operation is clocked in or out on
the falling edge of the EXCLK pin. The direction of data flow is controlled
by the
RD
pin.
RD
low outputs data.
RD
high inputs data.
RD
15
I
Read. A low on this input informs the 73K222BL that data or status
information is being read by the processor. The falling edge of the
RD
signal will initiate a read from the addressed register. The
RD
signal must
continue fort eight falling edges of EXCLK in order to read all eight bits of
the referenced register. Read data is provided LSB first. Data will not be
output unless the
RD
signal is active.
WR
14
I
Write. A low on this input informs the 73K222BL that data or status
information has been shifted in through the DATA pin and is available for
writing to an internal register. The normal procedure for a write is to shift
in data LSB first on the DATA pin for eight consecutive falling edges of
EXCLK and then to pulse
WR
low. Data is written on the rising edge of
WR
.
NOTE: The serial control mode is provided by tying ALE high and
CS
low. In this configuration AD7 becomes
DATA and AD0, AD1 and AD2 become the address only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 73K221AL | V.22, V.21, Bell 212A, Bell 103 Single-Chip Modem with Integrated Hybrid |
| 73K222AL | V.22, V.21, Bell 212A, 103 Single-Chip Modem |
| 73K222AL-IGT | V.22, V.21, Bell 212A, 103 Single-Chip Modem |
| 73K222AL-IH | V.22, V.21, Bell 212A, 103 Single-Chip Modem |
| 73K222AL-IP | V.22, V.21, Bell 212A, 103 Single-Chip Modem |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 73K212-IP | 制造商:Silicon Systems Inc 功能描述:1.2 kbps DATA, MODEM, PQCC28 |
| 73K212L-IP | 制造商: 功能描述:73K212L-IP |
| 73K221AL | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:V.22, V.21, Bell 212A, Bell 103 Single-Chip Modem with Integrated Hybrid |
| 73K222AL | 制造商:TERIDIAN 制造商全稱:TERIDIAN 功能描述:Single-Chip Modem |
| 73K222AL-IGT | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:V.22, V.21, Bell 212A, 103 Single-Chip Modem |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。