- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄250211 > 72V221L20PF (INTEGRATED DEVICE TECHNOLOGY INC) 1K X 9 OTHER FIFO, 12 ns, PQFP32 PDF資料下載
參數(shù)資料
| 型號： | 72V221L20PF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 1K X 9 OTHER FIFO, 12 ns, PQFP32 |
| 封裝： | PLASTIC, TQFP-32 |
| 文件頁數(shù)： | 7/14頁 |
| 文件大?。?/td> | 156K |
| 代理商： | 72V221L20PF |
2
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
Symbol
Name
I/O
Description
D0-D8
Data Inputs
I
Data inputs for a 9-bit bus.
RS
Reset
I
When RS is set LOW, internal read and write pointers are set to the first location of the RAM array, FF
and PAF go HIGH, and PAE and EF go LOW. A Reset is required before an initial Write after power-up.
WCLK
WriteClock
I
Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1
Write Enable 1
I
If the FIFO is configured to have programmable flags, WEN1 is the only Write Enable pin. When WEN1 is
LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to
have two write enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data
will not be written into the FIFO if the FF is LOW.
WEN2/LD
Write Enable 2/
I
The FIFO is configured at Reset to have either two write enables or programmable flags. If WEN2/LD
Load
is HIGH at Reset, this pin operates as a second write enable. If WEN2/LD is LOW at Reset, this pin operates
as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write
enables, WEN1 must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written
into the FIFO if the FF is LOW. If the FIFO is configured to have programmable flags, WEN2/LD is held LOW to
write or read the programmable flag offsets.
Q0-Q8
DataOutputs
O
Data outputs for a 9-bit bus.
RCLK
Read Clock
I
Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1
Read Enable 1
I
When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data
will not be read from the FIFO if the EF is LOW.
REN2
Read Enable 2
I
When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.
Data will not be read from the FIFO if the EF is LOW.
OE
OutputEnable
I
When OE is LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high-impedance
state.
EF
Empty Flag
O
When EF is LOW, the FIFO is empty and further data reads from the output are inhibited. When EF is
HIGH, the FIFO is not empty. EF is synchronized to RCLK.
PAE
Programmable
O
When PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default
Almost-EmptyFlag
offset at reset is Empty+7. PAE is synchronized to RCLK.
PAF
Programmable
O
When PAF is LOW, the FIFO is almost-full based on the offset programmed into the FIFO. The default
Almost-FullFlag
offset at reset is Full-7. PAF is synchronized to WCLK.
FF
Full Flag
O
When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO
is not full. FF is synchronized to WCLK.
VCC
Power
One 3.3V volt power supply pin.
GND
Ground
One 0 volt ground pin.
TQFP (PR32-1, order code: PF)
TOP VIEW
PLCC (J32-1, order code: J)
TOP VIEW
PIN CONFIGURATION
RS
WEN1
WCLK
WEN2/
LD
V
Q8
Q7
Q6
Q5
5
6
7
8
16
CC
D1
PAF
PAE
GND
REN1
RCLK
REN2
D0
27 26 25
24
23
22
21
29 28
32 31 30
9 1011 1213 1415
D
2
3
4
5
6
D
7
8
4092 drw02
Q
3
Q
4
Q
2
Q
1
Q
0
EF
OE
FF
1
2
3
4
20
19
18
17
INDEX
RS
WEN1
WCLK
WEN2/
LD
VCC
Q8
Q7
Q6
Q5
5
6
7
8
9
10
11
12
13
D1
PAF
PAE
GND
REN1
RCLK
REN2
OE
D0
27
26
25
24
23
22
21
29
28
432
1
32 31 30
14 15 16 17 18 19 20
D
2
D
3
D
4
D
5
D
6
D
7
D
8
Q
3
Q
4
Q
2
Q
1
Q
0
FF
EF
INDEX
4092 drw02a
PIN DESCRIPTIONS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7P36FLV562C25 | 18M X 16 FLASH 3V PROM CARD, 250 ns, XMA68 |
| 7P36FLV571I15 | 18M X 16 FLASH 3V PROM CARD, 150 ns, XMA68 |
| 7P36FLV581C15 | 18M X 16 FLASH 3V PROM CARD, 150 ns, XMA68 |
| 7P56FLE222C25 | 37748736 X 16 FLASH 5V PROM CARD, 150 ns, UUC68 |
| 7P56FLE230C25 | 37748736 X 16 FLASH 5V PROM CARD, 150 ns, UUC68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 72V221L20PF8 | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V223L6BC | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度: 總線定向: 存儲容量: 定時類型: 組織: 最大時鐘頻率: 訪問時間: 電源電壓-最大: 電源電壓-最小: 最大工作電流: 最大工作溫度: 封裝 / 箱體: 封裝: |
| 72V223L6PF | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V223L6PF8 | 功能描述:先進先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度: 總線定向: 存儲容量: 定時類型: 組織: 最大時鐘頻率: 訪問時間: 電源電壓-最大: 電源電壓-最小: 最大工作電流: 最大工作溫度: 封裝 / 箱體: 封裝: |
| 72V223L7-5BC | 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 512X18/1KX9 100CABGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。