- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄250211 > 72V221L20PF (INTEGRATED DEVICE TECHNOLOGY INC) 1K X 9 OTHER FIFO, 12 ns, PQFP32 PDF資料下載
參數(shù)資料
| 型號(hào)： | 72V221L20PF |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 1K X 9 OTHER FIFO, 12 ns, PQFP32 |
| 封裝： | PLASTIC, TQFP-32 |
| 文件頁數(shù)： | 12/14頁 |
| 文件大小： | 156K |
| 代理商： | 72V221L20PF |
7
IDT72V201/72V211/72V221/72V231/72V241/72V251 3.3V CMOS SyncFIFO
256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
OUTPUTS:
FULL FLAG (
FF)
The Full Flag (
FF)willgoLOW,inhibitingfurtherwriteoperation,whenthe
device is full. If no reads are performed after Reset (
RS), the Full Flag (FF)
will go LOW after 256 writes for the IDT72V201, 512 writes for the IDT72V211,
1,024 writes for the IDT72V221, 2,048 writes for the IDT72V231, 4,096 writes
for the IDT72V241 and 8,192 writes for the IDT72V251.
The Full Flag (
FF) is synchronized with respect to the LOW-to-HIGH
transition of the Write Clock (WCLK).
EMPTY FLAG (
EF)
The Empty Flag (
EF)willgoLOW,inhibitingfurtherreadoperations,when
the read pointer is equal to the write pointer, indicating the device is empty.
The Empty Flag (
EF) is synchronized with respect to the LOW-to-HIGH
transition of the Read Clock (RCLK).
PROGRAMMABLE ALMOST-FULL FLAG (
PAF)
The Programmable Almost-Full flag (
PAF) will go LOW when the FIFO
reaches the almost-full condition. If no reads are performed after Reset (
RS),
the Programmable Almost-Full flag (
PAF)willgoLOWafter (256-m)writesfor
the IDT72V201, (512-m) writes for the IDT72V211, (1,024-m) writes for the
IDT72V221, (2,048-m) writes for the IDT72V231, (4,096-m) writes for the
IDT72V241 and (8,192-m) writes for the IDT72V251. The offset “m” is defined
in the Full Offset registers.
If there is no full offset specified, the Programmable Almost-Full flag (
PAF)
will go LOW at Full-7 words.
The Programmable Almost-Full flag (
PAF)issynchronizedwithrespectto
the LOW-to-HIGH transition of the Write Clock (WCLK).
PROGRAMMABLE ALMOST-EMPTY FLAG (
PAE)
The Programmable Almost-Empty flag (
PAE) will go LOW when the read
pointer is "n+1" locations less than the write pointer. The offset "n" is defined
in the Empty Offset registers. If no reads are performed after Reset the
Programmable Almost-Empty flag (
PAE) will go HIGH after "n+1" for the
IDT72V201/72V211/72V221/72V231/72V241/72V251.
If there is no empty offset specified, the Programmable Almost-Empty flag
(
PAE) will go LOW at Empty+7 words.
The Programmable Almost-Empty flag (
PAE)issynchronizedwithrespect
to the LOW-to-HIGH transition of the Read Clock (RCLK).
DATA OUTPUTS (Q0 - Q8)
Data outputs for a 9-bit wide data.
NUMBER OF WORDS IN FIFO
IDT72V201
IDT72V211
IDT72V221
FF
PAF
PAE
EF
00
0
H
L
1 to n(1)
1 to n
(1)
HH
L
H
(n+1)to(256-(m+1))
(n+1)to(512-(m+1))
(n+1) to (1,024-(m+1))
HHHH
(256-m)(2)to255
(512-m)(2)to511
(1,024-m)(2)to1,023
H
L
H
256
512
1,024
L
H
NUMBER OF WORDS IN FIFO
IDT72V231
IDT72V241
IDT72V251
FF
PAF
PAE
EF
000
H
L
1 to n
(1)
1 to n
(1)
1 to n
(1)
HH
L
H
(n+1) to (2,048-(m+1))
(n+1) to (4,096-(m+1))
(n+1) to (8,192-(m+1))
HHHH
(2,048-m)
(2) to2,047
(4,096-m)
(2) to4,095
(8,192-m)
(2) to8,191
H
L
H
2,048
4,096
8,192
L
H
NOTES:
1.
n = Empty Offset (n = 7 default value)
2.
m = Full Offset (m = 7 default value)
TABLE 1 — STATUS FLAGS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 7P36FLV562C25 | 18M X 16 FLASH 3V PROM CARD, 250 ns, XMA68 |
| 7P36FLV571I15 | 18M X 16 FLASH 3V PROM CARD, 150 ns, XMA68 |
| 7P36FLV581C15 | 18M X 16 FLASH 3V PROM CARD, 150 ns, XMA68 |
| 7P56FLE222C25 | 37748736 X 16 FLASH 5V PROM CARD, 150 ns, UUC68 |
| 7P56FLE230C25 | 37748736 X 16 FLASH 5V PROM CARD, 150 ns, UUC68 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 72V221L20PF8 | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V223L6BC | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度: 總線定向: 存儲(chǔ)容量: 定時(shí)類型: 組織: 最大時(shí)鐘頻率: 訪問時(shí)間: 電源電壓-最大: 電源電壓-最小: 最大工作電流: 最大工作溫度: 封裝 / 箱體: 封裝: |
| 72V223L6PF | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72V223L6PF8 | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度: 總線定向: 存儲(chǔ)容量: 定時(shí)類型: 組織: 最大時(shí)鐘頻率: 訪問時(shí)間: 電源電壓-最大: 電源電壓-最小: 最大工作電流: 最大工作溫度: 封裝 / 箱體: 封裝: |
| 72V223L7-5BC | 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 512X18/1KX9 100CABGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。