- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄294102 > 72235LB25JGI (INTEGRATED DEVICE TECHNOLOGY INC) 2K X 18 OTHER FIFO, 15 ns, PQCC68 PDF資料下載
參數(shù)資料
| 型號(hào)： | 72235LB25JGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | FIFO |
| 英文描述： | 2K X 18 OTHER FIFO, 15 ns, PQCC68 |
| 封裝： | GREEN, PLASTIC, LCC-68 |
| 文件頁(yè)數(shù)： | 10/16頁(yè) |
| 文件大?。?/td> | 178K |
| 代理商： | 72235LB25JGI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
3
IDT72205LB/72215LB/72225LB/72235LB/72245LB CMOS SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
OCTOBER 22, 2008
PIN DESCRIPTION
Symbol
Name
I/O
Description
D0–D17
DataInputs
I
Data inputs for a 18-bit bus.
RS
Reset
I
When
RS issetLOW,internalreadandwritepointersaresettothefirstlocationoftheRAMarray, FFand PAF
go HIGH, and
PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLK
WriteClock
I
When
WEN is LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WEN
WriteEnable
I
When
WEN is LOW and LD is HIGH, data is written into the FIFO on every LOW-to-HIGH transition of
WCLK. When
WEN is HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the FF
isLOW.
RCLK
Read Clock
I
When
RENisLOW,dataisreadfromtheFIFOonaLOW-to-HIGHtransitionofRCLK,iftheFIFOisnotempty.
REN
Read Enable
I
When
REN is LOW, and LD is HIGH, data is read from the FIFO on every LOW-to-HIGH transition of RCLK.
When
REN is HIGH, the output register holds the previous data. Data will not be read from the FIFO if the EF
isLOW.
OE
OutputEnable
I
When
OE is LOW, the data output bus is active. IfOE isHIGH,theoutputdatabuswillbeinahigh-impedance
state.
LD
Load
I
When
LD is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH
transition of the WCLK, when
WEN is LOW. When LD is LOW, data on the outputs Q0–Q11 is read from the
offset and depth registers on the LOW-to-HIGH transition of the RCLK, when
REN is LOW.
FL
First Load
I
In the single device or width expansion configuration,
FLisgrounded.Inthedepthexpansionconfiguration,FL
is grounded on the first device (first load device) and set to HIGH for all other devices in the Daisy Chain.
WXI
WriteExpansion
I
In the single device or width expansion configuration,
WXI isgrounded.Inthedepthexpansionconfiguration,
WXI is connected to WXO (Write Expansion Out) of the previous device.
RXI
Read Expansion
I
In the single device or width expansion configuration,
RXI is grounded. In the depth expansion configuration,
RXI is connected to RXO (Read Expansion Out) of the previous device.
FF
Full Flag
O
When
FFisLOW,theFIFOisfullandfurtherdatawritesintotheinputareinhibited.WhenFFisHIGH,theFIFO
is not full.
FF is synchronized to WCLK.
EF
Empty Flag
O
When
EFisLOW,theFIFOisemptyandfurtherdatareadsfromtheoutputareinhibited.WhenEFisHIGH,the
FIFO is not empty.
EF is synchronized to RCLK.
PAE
Programmable
O
When
PAE is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default
Almost-EmptyFlag
offset at reset is 31 from empty for IDT72205LB, 63 from empty for IDT72215LB, and 127 from empty for
IDT72225LB/72235LB/72245LB.
PAF
Programmable
O
When
PAFisLOW,theFIFOisalmost-fullbasedontheoffsetprogrammedintotheFIFO.Thedefaultoffsetat
Almost-FullFlag
reset is 31 from full for IDT72205, 63 from full for IDT72215LB, and 127 from full for IDT72225LB/72235LB/
72245LB.
WXO/HF
WriteExpansion
O
In the single device or width expansion configuration, the device is more than half full when
HF is LOW. In the
Out/Half-Full Flag
depth expansion configuration, a pulse is sent from
WXOtoWXIofthenextdevicewhenthelastlocationinthe
FIFO is written.
RXO
Read Expansion
O
In the depth expansion configuration, a pulse is sent from
RXO to RXI of the next device when the last
Out
location in the FIFO is read.
Q0–Q17
DataOutputs
O
Data outputs for an 18-bit bus.
VCC
Power
+5V power supply pins.
GND
Ground
Eight ground pins for the PLCC and seven gound pins for the TQFP/STQFP.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 72225LB25TFG | 1K X 18 OTHER FIFO, 15 ns, PQFP64 |
| 723-611/019-000 | 15 A, MODULAR TERMINAL BLOCK, 1 ROW, 1 DECK |
| 72346-001LF | 20 CONTACT(S), FEMALE, STRAIGHT TELECOM AND DATACOM CONNECTOR, SOLDER, RECEPTACLE |
| 72346-001 | 20 CONTACT(S), FEMALE, STRAIGHT TELECOM AND DATACOM CONNECTOR, SOLDER, RECEPTACLE |
| 72346-002LF | 20 CONTACT(S), FEMALE, STRAIGHT TELECOM AND DATACOM CONNECTOR, SOLDER, RECEPTACLE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 72235LB25JI | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 2K x 18 68-Pin PLCC 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 2KX18 68PLCC - Rail/Tube |
| 72235LB25JI8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 2K x 18 68-Pin PLCC T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 2KX18 68PLCC - Tape and Reel |
| 72235LB25PF | 功能描述:先進(jìn)先出 RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲(chǔ)容量:4 Mbit 定時(shí)類型:Synchronous 組織:256 K x 18 最大時(shí)鐘頻率:100 MHz 訪問(wèn)時(shí)間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: |
| 72235LB25PF8 | 制造商:Integrated Device Technology Inc 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 2K x 18 64-Pin TQFP T/R 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 2KX18 64TQFP - Tape and Reel |
| 72235LB25PFG | 制造商:Integrated Device Technology Inc 功能描述:FIFO SYNC DUAL DEPTH/WIDTH UNI-DIR 2KX18 64TQFP - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。