- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375056 > 71256T36-6 (Cypress Semiconductor Corp.) 256K x 18 Synchronous-Pipelined Cache Tag RAM PDF資料下載
參數(shù)資料
| 型號： | 71256T36-6 |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 256K x 18 Synchronous-Pipelined Cache Tag RAM |
| 中文描述： | 256 × 18的同步高速緩存標(biāo)記內(nèi)存流水線 |
| 文件頁數(shù)： | 1/24頁 |
| 文件大?。?/td> | 244K |
| 代理商： | 71256T36-6 |
256K x 18 Synchronous-Pipelined Cache Tag RAM
CY7C1359A/GVT71256T18
Cypress Semiconductor Corporation
Document #: 38-05120 Rev. **
3901 North First Street
San Jose
CA 95134
Revised September 13, 2001
408-943-2600
327
Features
Fast match times: 3.5, 3.8, 4.0 and 4.5 ns
Fast clock speed: 166, 150, 133, and 100 MHz
Fast OE access times: 3.5, 3.8, 4.0 and 5.0 ns
Pipelined data comparator
Data input register load control by DEN
Optimal for depth expansion (one cycle chip deselect
to eliminate bus contention)
3.3V –5% and +10% core power supply
2.5V or 3.3V I/O supply
5V tolerant inputs except I/Os
Clamp diodes to V
SS
at all inputs and outputs
Common data inputs and data outputs
JTAG boundary scan
Byte Write Enable and Global Write control
Three chip enables for depth expansion and address
pipeline
Address, data, and control registers
Internally self-timed Write Cycle
Burst control pins (interleaved or linear burst se-
quence)
Automatic power-down for portable applications
Low-profile JEDEC standard 100-pin TQFP package
Functional Description
The Cypress Synchronous Burst SRAM family employs
high-speed, low power CMOS designs using advanced tri-
ple-layer polysilicon, double-layer metal technology. Each
memory cell consists of four transistors and two high valued
resistors.
All synchronous inputs are gated by registers controlled by a
positive-edge-triggered Clock Input (CLK). The synchronous
inputs include all addresses, all data inputs, address-pipelin-
ing Chip Enable (CE), depth-expansion Chip Enables (CE
2
and CE
2
), Burst Control Inputs (ADSC, ADSP, and ADV), Write
Enables (WEL, WEH, and BWE), Global Write (GW), and Data
Input Enable (DEN).
Asynchronous inputs include the Burst Mode Control (MODE),
the Output Enable (OE) and the Match Output Enable (MOE).
The data outputs (Q) and Match Output (MATCH), enabled by
OE and MOE respectively, are also asynchronous.
Addresses and chip enables are registered with either Ad-
dress Status Processor (ADSP) or Address status Controller
(ADSC) input pins. Subsequent burst addresses can be inter-
nally generated as controlled by the Burst Advance pin (ADV).
Data inputs are registered with Data Input Enable (DEN) and
chip enable pins (CE, CE
2
, and CE
2
). The outputs of the data
input registers are compared with data in the memory array
and a match signal is generated. The match output is gated
into a pipeline register and released to the match output pin at
the next rising edge of Clock (CLK).
Address, data inputs, and write controls are registered on-chip
to initiate self-timed WRITE cycle. WRITE cycles can be one
to two bytes wide as controlled by the write control inputs. In-
dividual byte write allows individual byte to be written. WEL
controls DQ1
–
DQ9. WEH controls DQ10
–
DQ18. WEL and
WEH can be active only with BWE being LOW. GW being LOW
causes all bytes to be written.
The CY7C1359C/GVT71256T18 operates from a +3.3V pow-
er supply with output power supply being +2.5V or +3.3V. All
inputs and outputs are LVTTL compatible. The device is ideally
suited for address tag RAM for up to 8 MB secondary cache.
Selection Guide
7C1359A-166
71256T36-6
7C1359A-150
71256T36-6.7
7C1359A-133
71256T36-7.5
7C1359A-100
71256T36-10
Maximum Access Time (ns)
3.5
3.8
4.0
4.5
Maximum Operating Current (mA)
310
275
250
190
Maximum CMOS Standby Current (mA)
20
20
20
20
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 71256T36-67 | 256K x 18 Synchronous-Pipelined Cache Tag RAM |
| 71256T36-75 | 256K x 18 Synchronous-Pipelined Cache Tag RAM |
| 7143 | Integrated Circuit Audio Power Amplifier, 20W |
| 74123 | Dual Retriggerable One-Shot with Clear and Complementary Outputs |
| 74174 | Hex/Quad D-Type Flip-Flop with Clear |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 71256T36-67 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:256K x 18 Synchronous-Pipelined Cache Tag RAM |
| 71256T36-75 | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:256K x 18 Synchronous-Pipelined Cache Tag RAM |
| 71256TTSA15Y | 制造商:IDT from Components Direct 功能描述:71256TTSA15Y, 256KBIT SRAM CHIP ASYNC SINGLE 5V 32K X 8 15NS - Rail/Tube 制造商:IDT 功能描述:IDT 71256TTSA15Y, 256KBit SRAM Chip Async Single 5V 32K x 8 15ns 28-Pin SOJ Tube |
| 71257-0000 | 功能描述:71257-0-CARDBUSI HDR ASS'Y RoHS:否 類別:連接器，互連式 >> 存儲(chǔ)器 - PC 卡 - 連接器 系列:- 產(chǎn)品目錄繪圖:67600-8001 標(biāo)準(zhǔn)包裝:1 系列:67600 卡類型:安全數(shù)字式 - SD 位置數(shù):12（9 + 3） 連接器類型:連接器和彈出器 插入，移除方法:推入式，推出式 彈出器側(cè):- 安裝類型:表面貼裝，直角 特點(diǎn):開關(guān) 板上方高度:0.110"（2.80mm） 安裝特點(diǎn):正常，標(biāo)準(zhǔn) - 頂部 包裝:Digi-Reel® 觸點(diǎn)表面涂層:金 觸點(diǎn)涂層厚度:2µin（0.05µm） 其它名稱:WM19017DKR |
| 71257-0000LF | 功能描述:記憶卡連接器 CARDBUS HSR ASSY RoHS:否 制造商:Yamaichi Electronics 產(chǎn)品:Card Connectors 卡類型:microSD 類型: 節(jié)距: 方向: 安裝風(fēng)格:SMD/SMT 端接類型: 排數(shù): 觸點(diǎn)數(shù)量: 電流額定值:0.5 A 電壓額定值:50 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。