參數(shù)資料
型號: 709279L9PF8
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: SRAM
英文描述: 32K X 16 DUAL-PORT SRAM, 20 ns, PQFP100
封裝: 14 X 14 MM, 1.40 MM HEIGHT, TQFP-100
文件頁數(shù): 17/18頁
文件大?。?/td> 314K
代理商: 709279L9PF8
6.42
IDT709279/69S/L
Preliminary
High-Speed 32/16K x 16 Synchronous Dual-Port Static RAM
Industrial and Commercial Temperature Ranges
8
NOTES:
1. Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2). This parameter is guaranteed by device characteriza-
tion, but is not production tested.
2. The Pipelined output parameters (tCYC2, tCD2) apply to either or both left and right ports when FT/PIPE = VIH. Flow-through parameters (tCYC1, tCD1) apply when
FT
/PIPE = VIL for that port.
3. All input signals are synchronous with respect to the clock except for the asynchronous Output Enable (OE) and FT/PIPE. FT/PIPE should be treated as a DC
signal, i.e. steady state during operation.
4. 'X' in part number indicates power rating (S or L).
AC Electrical Characteristics Over the Operating Temperature Range
(Read and Write Cycle Timing)(3,4) (VCC = 5V ± 10%, TA = 0°C to +70°C)
709279/69X6
Com'l Only
709279/69X7
Com'l Only
709279/69X9
Com'l Only
709279/69X12
Com'l
& Ind
709279/69X15
Com'l Only
Symbol
Parameter
Min.Max.Min.Max.Min.
Max.Min.Max.Min.Max.
Unit
tCYC1
Clock Cycle Time (Flow-Through)(2)
19
____
22
____
25
____
30
____
35
____
ns
tCYC2
Clock Cycle Time (Pipelined)(2)
10
____
12
____
15
____
20
____
25
____
ns
tCH1
Clock High Time (Flow-Through)(2)
6.5
____
7.5
____
12
____
12
____
12
____
ns
tCL1
Clock Low Time (Flow-Through)(2)
6.5
____
7.5
____
12
____
12
____
12
____
ns
tCH2
Clock High Time (Pipelined)(2)
4
____
5
____
6
____
8
____
10
____
ns
tCL2
Clock Low Time (Pipelined)(2)
4
____
5
____
6
____
8
____
10
____
ns
tR
Clock Rise Time
____
3
____
3
____
3
____
3
____
3ns
tF
Clock Fall Time
____
3
____
3
____
3
____
3
____
3ns
tSA
Address Setup Time
3.5
____
4
____
4
____
4
____
4
____
ns
tHA
Address Hold Time
0
____
0
____
1
____
1
____
1
____
ns
tSC
Chip Enable Setup Time
3.5
____
4
____
4
____
4
____
4
____
ns
tHC
Chip Enable Hold Time
0
____
0
____
1
____
1
____
1
____
ns
tSW
R/W Setup Time
3.5
____
4
____
4
____
4
____
4
____
ns
tHW
R/W Hold Time
0
____
0
____
1
____
1
____
1
____
ns
tSD
Input Data Setup Time
3.5
____
4
____
4
____
4
____
4
____
ns
tHD
Input Data Hold Time
0
____
0
____
1
____
1
____
1
____
ns
tSAD
ADS
Setup Time
3.5
____
4
____
4
____
4
____
4
____
ns
tHAD
ADS
Hold Time
0
____
0
____
1
____
1
____
1
____
ns
tSCN
CNTEN
Setup Time
3.5
____
4
____
4
____
4
____
4
____
ns
tHCN
CNTEN
Hold Time
0
____
0
____
1
____
1
____
1
____
ns
tSRST
CNTRST
Setup Time
3.5
____
4
____
4
____
4
____
4
____
ns
tHRST
CNTRST
Hold Time
0
____
0
____
1
____
1
____
1
____
ns
tOE
Output Enable to Data Valid
____
6.5
____
7.5
____
9
____
12
____
15
ns
tOLZ
Output Enable to Output Low-Z(1)
2
____
2
____
2
____
2
____
2
____
ns
tOHZ
Output Enable to Output High-Z(1)
17
1
7
1
7
ns
tCD1
Clock to Data Valid (Flow-Through)(2)
____
15
____
18
____
20
____
25
____
30
ns
tCD2
Clock to Data Valid (Pipelined)(2)
____
6.5
____
7.5
____
9
____
12
____
15
ns
tDC
Data Output Hold After Clock High
2
____
2
____
2
____
2
____
2
____
ns
tCKHZ
Clock High to Output High-Z(1)
2929
2
9
2929
ns
tCKLZ
Clock High to Output Low-Z(1)
2
____
2
____
2
____
2
____
2
____
ns
Port-to-Port Delay
tCWDD
Write Port Clock High to Read Data Delay
____
24
____
28
____
35
____
40
____
50
ns
tCCS
Clock-to-Clock Setup Time
____
9
____
10
____
15
____
15
____
20
ns
3243 tbl 11
相關(guān)PDF資料
PDF描述
IDT709279L12PFI8 32K X 16 DUAL-PORT SRAM, 25 ns, PQFP100
70C100BFIL 110 A, SCR, TO-208AD
70C100BIL 110 A, SCR, TO-209AC
70C120BFIL 110 A, SCR, TO-208AD
70C120BIL 110 A, SCR, TO-209AC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
709279L9PFG 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
709279L9PFG8 功能描述:IC SRAM 512KBIT 100TQFP 制造商:idt, integrated device technology inc 系列:* 零件狀態(tài):初步 標(biāo)準(zhǔn)包裝:750
709279S12PF 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
709279S12PF8 功能描述:靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
709279S12PFI 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 5V 512K-Bit 32K x 16 25ns/12ns 100-Pin TQFP 制造商:Integrated Device Technology Inc 功能描述:SRAM Chip Sync Dual 5V 512K-Bit 32K x 16 25ns/12ns 100-Pin TQFP Tray 制造商:Integrated Device Technology Inc 功能描述:SRAM SYNC DUAL 5V 512KBIT 32KX16 25NS/12NS 100TQFP - Bulk