參數(shù)資料
型號(hào): 5V19EE904NLGI
廠商: INTEGRATED DEVICE TECHNOLOGY INC
元件分類: 時(shí)鐘及定時(shí)
英文描述: 5V SERIES, PLL BASED CLOCK DRIVER, 7 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC32
封裝: 0.50 MM PITCH, ROHS COMPLIANT, VFQFPN-32
文件頁(yè)數(shù): 11/29頁(yè)
文件大?。?/td> 292K
代理商: 5V19EE904NLGI
IDT5V19EE904
EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR
CLOCK SYNTHESIZER
IDT EEPROM PROGRAMMABLE VCXO CLOCK GENERATOR
19
IDT5V19EE904
REV H 042211
AC Timing Electrical Characteristics
(Spread Spectrum Generation = OFF)
Symbol
Parameter
Test Conditions
Min.
Typ.
Max.
Units
fIN
1
1.Practical lower frequency is determined by loop filter settings.
Input Frequency
Input frequency limit (CLKIN)
1
200
MHz
Input frequency limit (XIN/REF)
8
100
MHz
1 / t1
Output Frequency
Single ended clock output limit
0.001
200
MHz
fVCO
VCO Frequency
VCO operating frequency range
100
1200
MHz
fPFD
PFD Frequency
PFD operating frequency range
0.5 1
100
MHz
fBW
Loop Bandwidth
Based on loop filter resistor and capacitor
values
0.01
10
MHz
t2
Input Duty Cycle
Duty Cycle for input
40
60
%
t3
Output Duty Cycle
Measured at VDD/2, all outputs except
Reference output
45
55
%
Measured at VDD/2, Reference output
40
60
%
t4 2
2.A slew rate of 2.75V/ns or greater should be selected for output frequencies of 100MHz or higher.
Slew Rate, SLEW[1:0] = 00
Single-ended 3.3V LVCMOS output clock rise
and fall time, 20% to 80% of VDD
(Output Load = 15 pF)
3.5
V/ns
Slew Rate, SLEW[1:0] = 01
Single-ended 3.3V LVCMOS output clock rise
and fall time, 20% to 80% of VDD
(Output Load = 15 pF)
2.75
Slew Rate, SLEW[1:0] = 10
Single-ended 3.3V LVCMOS output clock rise
and fall time, 20% to 80% of VDD
(Output Load = 15 pF)
2
Slew Rate, SLEW[1:0] = 11
Single-ended 3.3V LVCMOS output clock rise
and fall time, 20% to 80% of VDD
(Output Load = 15 pF)
1.25
t7
Clock Jitter
Peak-to-peak period jitter, 1PLL, multiple
output frequencies switching
80
100
ps
Peak-to-peak period jitter, all 4 PLLs on3
3.Jitter measured with clock outputs of 27 MHz, 48 MHz, 24.576 MHz, 74.25 MHz and 25 MHz.
200
270
ps
t8
Output Skew
Skew between output to output on the same
bank
75
ps
t9 4
4.Includes loading the configuration bits from EEPROM to PLL registers. It does not include EEPROM programming/write time.
Lock Time
PLL lock time from power-up
10
20
ms
t10 5
5.Actual PLL lock time depends on the loop configuration.
Lock Time
PLL lock time from shutdown mode
2
ms
KVCXO
VCXO Gain
VIN = VDD/2 ± 1V
75
100
ppm/V
Crystal Pullability 6
6.With a pullable crystal that conforms to IDT’s specifications.
0V < VIN < 3.3V
-100
100
ppm
相關(guān)PDF資料
PDF描述
5V60014DVGI8 PLL BASED CLOCK DRIVER, PDSO8
6.0MHZ12SMX-B20100075FUNDTR QUARTZ CRYSTAL RESONATOR, 6 MHz
6.0MHZ12SMX-C201002010FUNDTR QUARTZ CRYSTAL RESONATOR, 6 MHz
6.0MHZ12SMX-B201000SRFUNDTR QUARTZ CRYSTAL RESONATOR, 6 MHz
6.0MHZ12SMX-C1001004075FUNDTR QUARTZ CRYSTAL RESONATOR, 6 MHz
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
5V19EE904NLGI8 功能描述:時(shí)鐘發(fā)生器及支持產(chǎn)品 EEPROM PROGRAMMABLE PLL AND VCXO RoHS:否 制造商:Silicon Labs 類型:Clock Generators 最大輸入頻率:14.318 MHz 最大輸出頻率:166 MHz 輸出端數(shù)量:16 占空比 - 最大:55 % 工作電源電壓:3.3 V 工作電源電流:1 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-56
5V1A-ADAPTER 制造商:Distributed By MCM 功能描述:5V 1A Switching AC Power Supply - Micro USB
5V1A-USB 制造商:Gravitech 功能描述:USB WALL ADAPTER 5V 1A
5V1BC 制造商:SEMTECH_ELEC 制造商全稱:SEMTECH ELECTRONICS LTD. 功能描述:Silicon Epitaxial Planar Zener Diodes
5V1BCA 制造商:SEMTECH_ELEC 制造商全稱:SEMTECH ELECTRONICS LTD. 功能描述:Silicon Epitaxial Planar Zener Diodes