- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄233104 > 5T9310NLGI (INTEGRATED DEVICE TECHNOLOGY INC) 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 PDF資料下載
參數(shù)資料
| 型號： | 5T9310NLGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 |
| 封裝： | PLASTIC, QFN-40 |
| 文件頁數(shù)： | 7/13頁 |
| 文件大小： | 225K |
| 代理商： | 5T9310NLGI |
INDUSTRIALTEMPERATURERANGE
IDT5T9310
2.5VLVDS1:10CLOCKBUFFERTERABUFFERII
3
Symbol
Description
Max
Unit
VDD
Power Supply Voltage
–0.5 to +3.6
V
VI
Input Voltage
–0.5 to +3.6
V
VO
Output Voltage(2)
–0.5 to VDD +0.5
V
TSTG
Storage Temperature
–65 to +150
°C
TJ
Junction Temperature
150
°C
ABSOLUTE MAXIMUM RATINGS(1)
NOTES:
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. This is a stress rating only and functional operation
of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.
2. Not to exceed 3.6V.
Symbol
Parameter
Min
Typ.
Max.
Unit
CIN
Input Capacitance
——
3pF
CAPACITANCE(1) (TA = +25°C, F = 1.0MHz)
NOTE:
1. This parameter is measured at characterization but not tested
Symbol
Description
Min.
Typ.
Max.
Unit
TA
AmbientOperatingTemperature
–40
+25
+85
°C
VDD
InternalPowerSupplyVoltage
2.3
2.5
2.7
V
RECOMMENDED OPERATING RANGE
PIN DESCRIPTION
Symbol
I/O
Type
Description
A[1:2]
I
Adjustable(1,4) Clock input. A[1:2] is the "true" side of the differential clock input.
A[1:2]
I
Adjustable(1,4) Complementary clock inputs. A[1:2] is the complementary side of A[1:2]. For LVTTL single-ended operation, A[1:2] should be set to the
desiredtogglevoltageforA[1:2]:
3.3V LVTTL VREF = 1650mV
2.5V LVTTL VREF = 1250mV
G1
I
LVTTL
Gate control for differential outputs Q1 and Q1 through Q5 and Q5. When G1is LOW, the differential outputs are active. When G1is
HIGH, the differential outputs are asynchronously driven to the level designated by GL(2).
G2
I
LVTTL
Gate control for differential outputs Q6 and Q6 through Q10 and Q10. When G2is LOW, the differential outputs are active. When G2is
HIGH, the differential outputs are asynchronously driven to the level designated by GL(2).
GL
I
LVTTL
Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true"
outputsdisableLOWand"complementary"outputsdisableHIGH.
Qn
O
LVDS
Clockoutputs
Qn
O
LVDS
Complementaryclockoutputs
SEL
I
LVTTL
Reference clock select. When LOW, selects A2 and A2. When HIGH, selects A1 and A1.
PD
I
LVTTL
Power-down control. Shuts off entire chip. If LOW, the device goes into low power mode. Inputs and outputs are disabled. Both
"true" and "complementary" outputs will pull to VDD. Set HIGH for normal operation.(3)
VDD
PWR
Power supply for the device core and inputs
GND
PWR
Power supply return for all power
N C
No connect; recommended to connect to GND
NOTES:
1. Inputs are capable of translating the following interface standards:
Single-ended 3.3V and 2.5V LVTTL levels
Differential HSTL and eHSTL levels
Differential LVEPECL (2.5V) and LVPECL (3.3V) levels
Differential LVDS levels
Differential CML levels
2. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt
pulses or be able to tolerate them in down stream circuitry.
3. It is recommended that the outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-
up after asserting PD.
4. The user must take precautions with any differential input interface standard being used in order to prevent instability when there is no input signal.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 54HHSC163CE | HSC SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16 |
| 54HSC154LS | HSC SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CQCC28 |
| 54RHST139CD | HST/T SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16 |
| 54QHST253LD | HST/T SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CQCC20 |
| 54QHST253LE | HST/T SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5T9310NLGI8 | 功能描述:時鐘驅(qū)動器及分配 2.5V LVDS 1:10 Clock Buffer RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 5T9310NLI | 制造商:Integrated Device Technology Inc 功能描述:Clock Driver 2-IN LVDS 40-Pin VFQFPN EP Tray 制造商:IDT 功能描述:Clock Driver 2-IN LVDS 40-Pin VFQFPN EP Tray |
| 5T9310-NLI | 制造商:Integrated Device Technology Inc 功能描述:Clock Driver 2-IN LVDS 40-Pin VFQFPN EP Tray 制造商:IDT 功能描述:Clock Driver 2-IN LVDS 40-Pin VFQFPN EP Tray |
| 5T9316NLGI | 功能描述:時鐘緩沖器 TeraBuffer II 2.5V LVDS 1:16 Clk Buffer RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 5T9316NLGI8 | 功能描述:時鐘驅(qū)動器及分配 TeraBuffer II 2.5V LVDS 1:16 Clk Buffer RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。