- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄233104 > 5T9310NLGI (INTEGRATED DEVICE TECHNOLOGY INC) 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 PDF資料下載
參數(shù)資料
| 型號： | 5T9310NLGI |
| 廠商： | INTEGRATED DEVICE TECHNOLOGY INC |
| 元件分類： | 時鐘及定時 |
| 英文描述： | 5T SERIES, LOW SKEW CLOCK DRIVER, 10 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQCC40 |
| 封裝： | PLASTIC, QFN-40 |
| 文件頁數(shù)： | 1/13頁 |
| 文件大?。?/td> | 225K |
| 代理商： | 5T9310NLGI |
INDUSTRIALTEMPERATURERANGE
IDT5T9310
2.5VLVDS1:10CLOCKBUFFERTERABUFFERII
1
GL
G1
PD
A1
A2
G2
A2
SEL
OUTPUT
CONTROL
OUTPUT
CONTROL
OUTPUT
CONTROL
OUTPUT
CONTROL
OUTPUT
CONTROL
OUTPUT
CONTROL
OUTPUT
CONTROL
OUTPUT
CONTROL
OUTPUT
CONTROL
Q2
Q1
Q3
Q4
Q5
Q6
Q7
Q8
Q9
1
0
OUTPUT
CONTROL
Q10
MARCH 2005
IDT5T9310
INDUSTRIAL TEMPERATURE RANGE
2.5V LVDS 1:10
CLOCK BUFFER
TERABUFFER II
DESCRIPTION:
TheIDT5T93102.5Vdifferential clockbufferisauser-selectabledifferential
inputtotenLVDSoutputs. ThefanoutfromadifferentialinputtotenLVDSoutputs
reduces loading on the preceding driver and provides an efficient clock
distribution network. The IDT5T9310 can act as a translator from a differential
HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input to
LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be used to
translate to LVDS outputs. The redundant input capability allows for an
asynchronous change-over from a primary clock source to a secondary clock
source. Selectable reference inputs are controlled by SEL.
The IDT5T9310 outputs can be asynchronously enabled/disabled. When
disabled,theoutputswilldrivetothevalueselectedbytheGLpin. Multiplepower
and grounds reduce noise.
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
2005 Integrated Device Technology, Inc.
DSC-6175/18
FEATURES:
Guaranteed Low Skew < 25ps (max)
Very low duty cycle distortion < 125ps (max)
High speed propagation delay < 1.75ns (max)
Up to 1GHz operation
Selectable inputs
Hot insertable and over-voltage tolerant inputs
3.3V / 2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V),
CML, or LVDS input interface
Selectable differential inputs to ten LVDS outputs
Power-down mode
2.5V VDD
Available in VFQFPN package
FUNCTIONAL BLOCK DIAGRAM
APPLICATIONS:
Clock distribution
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 54HHSC163CE | HSC SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT UP BINARY COUNTER, CDIP16 |
| 54HSC154LS | HSC SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CQCC28 |
| 54RHST139CD | HST/T SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, CDIP16 |
| 54QHST253LD | HST/T SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CQCC20 |
| 54QHST253LE | HST/T SERIES, DUAL 4 LINE TO 1 LINE MULTIPLEXER, TRUE OUTPUT, CQCC20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5T9310NLGI8 | 功能描述:時鐘驅(qū)動器及分配 2.5V LVDS 1:10 Clock Buffer RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
| 5T9310NLI | 制造商:Integrated Device Technology Inc 功能描述:Clock Driver 2-IN LVDS 40-Pin VFQFPN EP Tray 制造商:IDT 功能描述:Clock Driver 2-IN LVDS 40-Pin VFQFPN EP Tray |
| 5T9310-NLI | 制造商:Integrated Device Technology Inc 功能描述:Clock Driver 2-IN LVDS 40-Pin VFQFPN EP Tray 制造商:IDT 功能描述:Clock Driver 2-IN LVDS 40-Pin VFQFPN EP Tray |
| 5T9316NLGI | 功能描述:時鐘緩沖器 TeraBuffer II 2.5V LVDS 1:16 Clk Buffer RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:5 最大輸入頻率:40 MHz 傳播延遲（最大值）: 電源電壓-最大:3.45 V 電源電壓-最小:2.375 V 最大功率耗散: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:LLP-24 封裝:Reel |
| 5T9316NLGI8 | 功能描述:時鐘驅(qū)動器及分配 TeraBuffer II 2.5V LVDS 1:16 Clk Buffer RoHS:否 制造商:Micrel 乘法/除法因子:1:4 輸出類型:Differential 最大輸出頻率:4.2 GHz 電源電壓-最大: 電源電壓-最小:5 V 最大工作溫度:+ 85 C 封裝 / 箱體:SOIC-8 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。